參數(shù)資料
型號(hào)： DS3253DK
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 8/71頁(yè)
文件大?。?/td> 0K
描述： KIT DEMO FOR DS3253
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1
主要目的： 電信，線路接口單元（LIU）
已用 IC / 零件： DS3253
DS3251/DS3252/DS3253/DS3254
16 of 71
Status Register Description
The status registers have two types of status bits. Real-time status bits—located in the SR registers—indicate the
state of a signal at the time it was read. Latched status bits—located in the SRL registers—are set when a signal
changes state (low-to-high, high-to-low, or both, depending on the bit) and cleared when written with a logic 1
value. After clearing, latched status bits remain cleared until the signal changes state again. Interrupt-enable bits—
located in the SRIE registers—control whether or not the
INT pin is driven low when latched register bits are set.
Figure 7-1. Status Register Logic
Register Name:
GCRn
Register Description:
Global Configuration Register
Register Address:
00h, 10h, 20h, 30h
Bit
7
6
5
4
3
2
1
0
Name
E3M
STS
LLB
RLB
TDSA
TDSB
—
RST
Default
0
—
0
Bit 7: E3 Mode Enable (E3M)
0 = DS3 operation
1 = E3 or STS-1 operation
Bit 6: STS-1 Mode Enable (STS)
When E3M = 1,
0 = E3 operation
1 = STS-1 operation
When E3M = 0, STS selects the DS3 AIS pattern (Table 6-G).
Bits 5, 4: Local Loopback, Remote Loopback Select (LLB, RLB)
00 = no loopback
01 = remote loopback
10 = analog local loopback
11 = digital local loopback
Bits 3, 2: Transmitter Data Select (TDSA, TDSB). See Table 6-G for details.
Bit 0: Reset (RST). When this bit is high, the digital logic of the LIU is held in reset and all registers for that LIU
(except the RST bit) are forced to their default values. RST is cleared to 0 at power-up and when the
RST pin is
activated.
0 = normal operation
1 = reset LIU
WR
EVENT
LATCHED STATUS REGISTER
SET ON EVENT DETECT
CLEAR ON WRITE LOGIC 1
INT ENABLE
REGISTER
SR
SRL
INT
OTHER INT
SOURCE
REAL-TIME STATUS
LATCHED STATUS
相關(guān)PDF資料
PDF描述
DS26522DK KIT DESIGN FOR DS26522
EMM08DSEF-S13 CONN EDGECARD 16POS .156 EXTEND
DS26528DK KIT DESIGN FOR DS26528
ESM12DRTN-S13 CONN EDGECARD 24POS .156 EXTEND
M3TFK-1636J IDC CABLE - MSD16K/MC16G/MCF16K
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3253N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3253N# 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3253N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3253NA3 制造商:Maxim Integrated Products 功能描述:DS3253 REV A3 - Rail/Tube
DS3254 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*