- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1916 > DS33M33N+ (Maxim Integrated Products)IC MAPPER ETHERNET 256CSBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS33M33N+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 19/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER ETHERNET 256CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 應(yīng)用： | 數(shù)據(jù)傳輸 |
| 接口： | SPI |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 封裝/外殼： | 256-BGA，CSBGA |
| 供應(yīng)商設(shè)備封裝： | 256-CSBGA（17x17） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
DS33M30/M31/M33 DATA SHEET
Rev: 010809
7 of 21
1.3
SONET/SDH
1.3.1 STS-3/STM-1 SerDes
SerDes with clock recovery at 155.52Mbps interface for STS-3/STM-1 data stream
LVDS/LVPECL levels for glueless interconnect to 155.52Mbps optical transceiver device
1.3.2 STS-3/STM-1 Framer and Formatter
1.3.2.1 STS-3/STM-1 Formatter with Transport Overhead Insertion
User-configurable scrambling for transmit STS-3/STM-1 bit stream
User-configurable TOH bytes insertion for framing (A1, A2), Section trace (J0), Section BIP-8 (B1), Section
orderwire (E1), Section user channel (F1), Section Data Communication Channel (DCC) (D1-D3), STS-1
pointers (H1, H2, H3), Line BIP-8 (B2), automatic protection switching (APS) channel (K1, K2), Line DCC
(D4-D12), synchronization status message (S1), line Remote Error Indication (REI) (M1), and line
orderwire (E2). Note: B1 and B2 are configured as error masks
Automatic calculation and insertion of Section BIP-8 (B1) and Line BIP-8 (B2)
User configurable insertion of AIS-P, and AIS-L
Programmable generation of H1, H2, and H3 bytes as an error mask
All TOH bytes can be inserted from the associated transmit STS-3 transport overhead input port or
software accessible internal registers
Automatic or manual generation of line remote error indication (REI-L) and line remote defect indication
(RDI-L)
Programmable insertion of framing errors, B1 errors, B2 errors, and invalid pointer
Insertion of HDLC data stream into section DCC (D1-D3), line DCC (D4-D12), TOH DCC (D1-D12), or
section user channel (F1)
Insertion of trace ID message into section trace (J0)
1.3.2.2 STS-3/STM-1 Framer with Transport Overhead Extraction
Frame synchronization for STS-3 compliant to GR-253 so that SEF defect is not detected more than an
average of once every six minutes in the presence of STS-1 BER of 10-3
Optional descrambler of incoming STS-1 data stream with polynomial of 1+x6+x7
Extraction of all TOH bytes (per LTE requirement): Framing (A1, A2), Section trace (J0), Section BIP-8
(B1), Section orderwire (E1), Section user channel (F1), Section Data Communication Channel (DCC) (D1-
D3), STS-1 pointers (H1, H2, H3), Line BIP-8 (B2), automatic protection switching (APS) channel (K1, K2),
Line DCC (D4-D12), synchronization status message (S1), Line Remote Error Indication (REI) (M1), and
Line orderwire (E2)
All TOH bytes are presented on the associated receive STS-3 transport overhead output port and software
accessible internal registers
Detection of STE and LTE defects including LOS, LOF, SEF, COFA, and AIS-L
Fully programmable automatic downstream path AIS (AIS-P) insertion upon detection of LOS, LOF, TIM-S,
and/or AIS-L
Detection of STE and LTE defects including RDI-L, APS unstable, and sync message change (S1)
Detection and accumulation of framing errors (A1/A2), OOF occurrences, section BIP-8 (B1) errors (bit or
block basis), line BIP-8 (B2) errors (bit or block basis), and line remote error indications (REI-L)
Extraction of HDLC data stream from Section DCC (D1-D3), Line DCC (D4-D12), TOH DCC (D1-D12), or
Section user channel (F1)
Extraction of trace ID message from Section trace (J0)
Two line BIP-8 parity (B2) bit error rate (BER) measurement circuits with separate software programmable
detection and clearing settings
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS33R11+CJ2 | IC ETH TXRX T1/E1/J1 256-BGA |
| DS33R41+ | IC TXRX ETHERNET MAP 400-BGA |
| DS33W11DK+ | IC MAPPING ETHERNET 256-CSBGA |
| DS33Z11+UNUSED | IC ETHERNET MAPPER 169-CSBGA |
| DS33Z44+ | IC MAPPER ETHERNET 256CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS33M33N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Ethernet Over SONET/SDH Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33M33N+W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Ethernet Over SONET/SDH Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33R11 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E-net Mapper w/Int T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33R11+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E-net Mapper w/Int T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33R11+CJ2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC E-net Mapper w/Int T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。