參數資料
| 型號： | DS33M33N+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 7/21頁 |
| 文件大小： | 0K |
| 描述： | IC MAPPER ETHERNET 256CSBGA |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 90 |
| 應用： | 數據傳輸 |
| 接口： | SPI |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 封裝/外殼： | 256-BGA，CSBGA |
| 供應商設備封裝： | 256-CSBGA（17x17） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
DS33M30/M31/M33 DATA SHEET
Rev: 010809
15 of 21
1.5.2 PDH VCAT/LCAS
Supports up to three DS3/E3 in one VCG (per ITU-T G.7043/G.7042)
Supports differential delay compensation up to 200ms
1.6
Encapsulation
Up to three encap/decap engines for various port configurations
1.6.1 GFP-F Encapsulation (per ITU-T G.7041)
GFP-F idle frame insertion and extraction
Null header support
cHEC-based frame delineation
X43 +1 payload scrambling and descrambling
Barker sequence scrambling and descrambling
Supports CSF frame handling
CRC-32 generation and verification
1.6.2 HDLC Encapsulation
Programmable 16/32-bit FCS insertion/extraction
Support for bit and byte stuffed operation
Programmable address/control/PID fields
Self-synchronizing X43+1 packet scrambling
Valid and invalid frame counters
Programmable inter-frame fill
Frame filtering of FCS errors
cHDLC support with SLARP extraction
1.6.3 cHDLC Encapsulation
Bit stuffing with address/control/PID/FCS fields
Programmable interframe fill length
Transparency processing
Counters: number of received valid frames and erred frames
Incoming frame discard due to FCS error, abort, or frame length longer than preset max
Default maximum frame length is associated with the maximum PDU length of MAC frame
Extract SLARP for external processor interpretation
1.6.4 X.86 Encapsulation Support
Transmit Transparency Processing
Receive rate adaptation removal
Selectable X43+1 packet scrambling
Valid and Invalid Frame counters
Frame filtering of FCS errors
1.7
Ethernet Feature Overview
Supports Single 10/100/1000Mbps Ethernet interfaces (Half or Full Duplex)
WAN Packet field modifications (Header and FCS)
Byte stuffed HDLC or GFP (Null or Linear) for any valid BW and VCG size
Ethernet Frame modifications (Remove 14/18, VLAN/Q-in-Q and Ethernet FCS)
LAN Frame Inspection for VLAN (Forwarding, Discarding, Extract), Extract, Priority Coding
WAN Frame Inspection for VLAN (Forwarding, Extract), Extract
Scheduler with options of strict priority or WRR
Up to 200ms of differential delay using external DDR SDRAM
Bridge Filtering for 10/100Mbps applications
Policing based on per-port, per-COS, or per-multicast/broadcast type
相關PDF資料 |
PDF描述 |
|---|---|
| DS33R11+CJ2 | IC ETH TXRX T1/E1/J1 256-BGA |
| DS33R41+ | IC TXRX ETHERNET MAP 400-BGA |
| DS33W11DK+ | IC MAPPING ETHERNET 256-CSBGA |
| DS33Z11+UNUSED | IC ETHERNET MAPPER 169-CSBGA |
| DS33Z44+ | IC MAPPER ETHERNET 256CSBGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS33M33N+ | 功能描述:網絡控制器與處理器 IC Ethernet Over SONET/SDH Mapper RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33M33N+W | 功能描述:網絡控制器與處理器 IC Ethernet Over SONET/SDH Mapper RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33R11 | 功能描述:網絡控制器與處理器 IC E-net Mapper w/Int T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33R11+ | 功能描述:網絡控制器與處理器 IC E-net Mapper w/Int T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33R11+CJ2 | 功能描述:網絡控制器與處理器 IC E-net Mapper w/Int T1/E1/J1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。