- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8519 > DS3510T+T&R (Maxim Integrated Products)IC I2C GAMMA/VCOM BUFF 48-TQFN PDF資料下載
參數(shù)資料
| 型號： | DS3510T+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC I2C GAMMA/VCOM BUFF 48-TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 應(yīng)用： | TFT-LCD 面板：伽瑪緩沖器，VCOM 驅(qū)動器 |
| 輸出類型： | 滿擺幅 |
| 電路數(shù)： | 10 |
| 電流 - 電源： | 6.7mA |
| 電流 - 輸出 / 通道： | 4mA |
| 電壓 - 電源，單路/雙路(±)： | 9 V ~ 15 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-TQFN-EP（7x7） |
| 包裝： | 帶卷 (TR) |
DS3510
I2C Gamma and VCOM Buffer with EEPROM
I2C Serial Interface Description
I2C Definitions
The following terminology is commonly used to describe
I2C data transfers. (See Figure 4 and
I2C Electrical
Characteristics for additional information.)
Master device: The master device controls the slave
devices on the bus. The master device generates SCL
clock pulses and START and STOP conditions.
Slave devices: Slave devices send and receive data at
the master’s request.
Bus idle or not busy: Time between STOP and START
conditions when both SDA and SCL are inactive and in
their logic-high states.
START condition: A START condition is generated by
the master to initiate a new data transfer with a slave.
Transitioning SDA from high to low while SCL remains
high generates a START condition.
STOP condition: A STOP condition is generated by
the master to end a data transfer with a slave.
Transitioning SDA from low to high while SCL remains
high generates a STOP condition.
Repeated START condition: The master can use a
repeated START condition at the end of one data trans-
fer to indicate that it will immediately initiate a new data
transfer following the current one. Repeated starts are
commonly used during read operations to identify a
specific memory address to begin a data transfer. A
repeated START condition is issued identically to a nor-
mal START condition.
Bit write: Transitions of SDA must occur during the low
state of SCL. The data on SDA must remain valid and
unchanged during the entire high pulse of SCL plus the
setup and hold time requirements. Data is shifted into the
device during the rising edge of the SCL.
Bit read: At the end of a write operation, the master
must release the SDA bus line for the proper amount of
setup time before the next rising edge of SCL during a
bit read. The device shifts out each bit of data on SDA
at the falling edge of the previous SCL pulse and the
data bit is valid at the rising edge of the current SCL
pulse. Remember that the master generates all SCL
clock pulses, including when it is reading bits from the
slave.
Acknowledge (ACK and NACK): An Acknowledge
(ACK) or Not Acknowledge (NACK) is always the 9th bit
transmitted during a byte transfer. The device receiving
data (the master during a read or the slave during a
write operation) performs an ACK by transmitting a 0
during the 9th bit. A device performs a NACK by trans-
mitting a 1 during the 9th bit. Timing for the ACK and
NACK is identical to all other bit writes. An ACK is the
acknowledgment that the device is properly receiving
data. A NACK is used to terminate a read sequence or
indicates that the device is not receiving data.
CONTROL REGISTER 60h: Control Register (CR)
FACTORY DEFAULT
10h
MEMORY TYPE
NV
60h
x
BIAS1
BIAS0
x
MODE1
MODE0
bit7
bit0
bit7:6
Reserved
bit5:4
VCOM and Gamma Bias Current Control Bits:
00 = 150%
01 = 100% (default)
10 = 80%
11 = 60%
bits3:2
Reserved
bits1:0
DS3510 Mode:
00 = S0/S1 Pins are Used to Select the Desired Bank (A–D) (Default)
01 = Soft S0/S1 (Bits) Are Used to Select the Desired Bank (A–D)
1X = Latch A Is Used to Control the DACs
14
______________________________________________________________________________________
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-232-IV-F3 | CONVERTER MOD DC/DC 15V 150W |
| VE-232-IV-F2 | CONVERTER MOD DC/DC 15V 150W |
| VE-232-IV-F1 | CONVERTER MOD DC/DC 15V 150W |
| VE-231-IV-F4 | CONVERTER MOD DC/DC 12V 150W |
| VE-231-IV-F3 | CONVERTER MOD DC/DC 12V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3511MP000 | 制造商:Thomas & Betts 功能描述:30A,PLG,4P5W,MG,511,220/115V |
| DS35-12A | 功能描述:整流器 35 Amps 1200V RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時(shí)間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| DS3513MP000 | 制造商:Thomas & Betts 功能描述:30A,PLG,4P5W,MG,513,230VDC |
| DS3514 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:I2C Gamma and VCOM Buffer with EEPROM |
| DS3514FP000 | 制造商:Thomas & Betts 功能描述:30A,CON,,4P5W,MG,514,3PY347V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。