參數(shù)資料
型號： DSD1792ADBG4
廠商： TEXAS INSTRUMENTS INC
元件分類： DAC
英文描述： SERIAL INPUT LOADING, 24-BIT DAC, PDSO28
封裝： GREEN, PLASTIC, TSSOP-28
文件頁數(shù)： 9/57頁
文件大小： 634K
代理商： DSD1792ADBG4
DSD1792A
SLES106B FEBRUARY 2004 REVISED NOVEMBER 2006
www.ti.com
17
AUDIO DATA INTERFACE
Audio Serial Interface
The audio interface port is a 3-wire serial port. It includes PLRCK (pin 4), PBCK (pin 6), and PDATA (pin 5). PBCK is the
serial audio bit clock, and it is used to clock the serial data present on PDATA into the serial shift register of the audio
interface. Serial data is clocked into the DSD1792A on the rising edge of PBCK. PLRCK is the serial audio left/right word
clock.
The DSD1792A requires the synchronization of PLRCK and the system clock, but does not need a specific phase relation
between PLRCK and the system clock.
If the relationship between PLRCK and the system clock changes more than
±6 PBCK, internal operation is initialized within
1/fS and analog outputs are forced to the bipolar zero level until resynchronization between PLRCK and the system clock
is completed.
PCM Audio Data Formats and Timing
The DSD1792A supports industry-standard audio data formats, including standard right-justified, I2S, and left-justified. The
data formats are shown in Figure 28. Data formats are selected using the format bits, FMT[2:0], in control register 18. The
default data format is 24-bit I2S. All formats require binary 2s complement, MSB-first audio data. Figure 27 shows a detailed
timing diagram for the serial audio interface.
PDATA
t(BCH)
50% of VDD
PBCK
PLRCK
t(BCL)
t(LB)
t(BCY)
t(DS)
t(DH)
50% of VDD
t(BL)
PARAMETERS
MIN
MAX
UNITS
t(BCY)
PBCK pulse cycle time
70
ns
t(BCL)
PBCK pulse duration, LOW
30
ns
t(BCH)
PBCK pulse duration, HIGH
30
ns
t(BL)
PBCK rising edge to PLRCK edge
10
ns
t(LB)
PLRCK edge to PBCK rising edge
10
ns
t(DS)
PDATA Setup time
10
ns
t(DH)
PDATA hold time
10
ns
—
PLRCK clock data
50%
± 2 bit clocks
Figure 27. Timing of Audio Interface
相關PDF資料
PDF描述
DSD1793DB 24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
DSD1793DBR 24 BIT 192 KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
DSKW3022 DC-DC REG PWR SUPPLY MODULE
DSS-2612-330R 1 ELEMENT, 33 uH, GENERAL PURPOSE INDUCTOR, SMD
DSS9NC51H223Q55J 1 FUNCTIONS, 50 V, 6 A, DATA LINE FILTER
相關代理商/技術參數(shù)
參數(shù)描述
DSD1792ADBR 功能描述:音頻數(shù)/模轉換器 IC 24B 192kHz Sampl Adv Segment Aud St DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1792ADBRG4 功能描述:音頻數(shù)/模轉換器 IC 24B 192kHz Sampl Adv Segment Aud St DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1792DB 功能描述:音頻數(shù)/模轉換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1792DBG4 功能描述:音頻數(shù)/模轉換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1792DBR 功能描述:音頻數(shù)/模轉換器 IC 24-Bit 192kHz Smplng Adv Stg Stereo DAC RoHS:否 制造商:Texas Instruments 轉換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*