- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376998 > DSP102JP DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP102JP |
| 英文描述： | DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| 中文描述： | DSP兼容采樣單/雙模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 19/22頁(yè) |
| 文件大?。?/td> | 252K |
| 代理商： | DSP102JP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
DSP101/102
19
SERIAL PORT
Port Global Control Register
FSX/DX/CLKX Port Control Register
FSR/DR/CLKR Port Control Register
Receive/Transmit Timer Control Register
0x0EBC040
0x00000111
0x00000111
0x0000000F
TIMER
Timer Global Control Register
Timer Period Register
0x000002C1
0x000000B5
NOTE: Assumes TMS320C31 has 32MHz Master Clock.
USING TMS320C31 TO GENERATE
ALL CONTROL SIGNALS
Figure 17 shows a circuit for using the TMS320C31 with a
DSP102 and a Burr-Brown DSP202 D/A to provide a two
channel analog I/O system. The flexibility of the TMS320C31
allows it to generate the data transfer clock (XCLK) and the
Convert Command, minimizing additional circuitry and syn-
chronizing the timing signals to the processor’s master
clock. In this circuit, the DSP102 and DSP202 are used in
their Cascade modes, transmitting and receiving two chan-
nels of data in a single 32-bit word. (See the Cascade Mode
section above.)
Table II shows how to set up the circuit in Figure 17 for a
44.1kHz conversion rate for both channels of the DSP102
A/D and both channels of the DSP202 D/A. Both inputs and
outputs will be simultaneously converted.
XCLK
SYNC
SOUT
SSF
CONV
VIN
DSP101
TTL Bit
Clock
Conversion Rate
Generator
XCLK
FSX
TXD
±2.75V Analog Input
16
15
20
12
21
+5V
NOTES: (1) TMS320C25 FSR external, 16-bit data.
2
TMS320C25
FIGURE 16. Using DSP101 with TMS320C25.
FIGURE 17. Two Channel Analog I/O Using TMS320C31.
1M
XCLK
SINA
SINB
SYNC
SSF
SWL
CASC
CONV
±3V Analog Output
Channel A
VOUTA
DSP202
XCLK
SYNC
CASC
DSP102
±2.75V Analog Input
Channel A
DR0
FSR0
DX0
FSX0
+5V
VINA
TMS3200C31
CONV
VINB
OSC2
OSC1
TCLK0
+5V
±3V Analog Output
Channel B
VOUTB
+5V
+5V
+5V
10pF
10pF
12.288MHz
±2.75V Analog Input
Channel B
SOUTA
SOUTB
SSF
NC
CLKX0
TABLE II. TMS320C31 Register Settings for 44.1kHz Con-
version Rate in Figure 17.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP102KP | TVS 400W 6.0V UNIDIRECT SMA |
| DSP10 | Power Rectifier |
| DSP1604J24-XX31IT | 16-Bit Digital Signal Processor |
| DSP1604J24-XX31T | 16-Bit Digital Signal Processor |
| DSP1604M24AXX25 | 16-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP102JP-1 | 制造商:BB 制造商全稱:BB 功能描述:DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| DSP102KP | 制造商:BB 制造商全稱:BB 功能描述:DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| DSP-102M | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:DIA SURGE SUPPRESSOR (DSS) |
| DSP105 | 制造商:TDK-Lambda Corporation 功能描述:AC/DC Power Supply Single-OUT 5V 1.5A 7.5W 制造商:TDK-Lambda Corporation 功能描述:AC/DC PS SGL-OUT 5V 1.5A 7.5W - Bulk 制造商:TDK 功能描述:PWR SUP DIN RAIL 5V 7.5W 1.5A 制造商:TDK-Lambda 功能描述:AC/DC Power Supply Single-OUT 5V 1.5A 7.5W |
| DSP10-5 | 功能描述:DIN導(dǎo)軌式電源 7.5W 5V 1.5A DIN Rail 115-230VAC RoHS:否 制造商:Mean Well 產(chǎn)品:Linear Supplies 商用/醫(yī)用:Commercial 輸出功率額定值:960 W 輸入電壓:180 VAC to 264 VAC, 254 VDC to 370 VDC 輸出端數(shù)量:1 輸出電壓（通道 1）:48 V 輸出電流（通道 1）: 輸出電壓（通道 2）: 輸出電流（通道 2）: 輸出電壓（通道 3）: 輸出電流（通道 3）: 尺寸:150 mm L x 110 mm W |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。