- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56F807VF80E (飛思卡爾半導(dǎo)體(中國(guó))有限公司) 16-bit Digital Signal Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56F807VF80E |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | 16-bit Digital Signal Controllers |
| 中文描述： | 16位數(shù)字信號(hào)控制器 |
| 文件頁(yè)數(shù)： | 44/60頁(yè) |
| 文件大小： | 522K |
| 代理商： | DSP56F807VF80E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
56F807 Technical Data Technical Data, Rev. 15
44
Freescale Semiconductor
3.11 Analog-to-Digital Converter (ADC) Characteristics
Table 3-16 ADC Characteristics
Operating Conditions: V
SS
= V
SSA
= 0 V, V
DD
= V
DDA
= 3.0–3.6 V, V
REF
= V
DD
-0.3V, ADCDIV = 4, 9, or 14, (for optimal performance),
ADC clock = 4MHz, 3.0–3.6 V, T
A
= –40
°
to +85
°
C, C
L
≤
50pF, f
OP
= 80MHz
Characteristic
Symbol
Min
Typ
Max
Unit
ADC input voltages
V
ADCIN
0
1
1.
output code of 0.
For optimum ADC performance, keep the minimum V
ADCIN
value > 25mV. Inputs less than 25mV may convert to a digital
—
V
REF2
2.
V
DDA
-0.3V.
3.
Measured in 10-90% range.
V
REF
must be equal to or less than V
DDA
and must be greater than 2.7V. For optimal ADC performance, set V
REF
to
V
Resolution
R
ES
12
—
12
Bits
Integral Non-Linearity
3
INL
—
+/- 2.5
+/- 4
LSB
4
4.
LSB = Least Significant Bit.
Differential Non-Linearity
DNL
—
+/- 0.9
+/- 1
LSB
4
Monotonicity
GUARANTEED
ADC internal clock
5
5.
Guaranteed by characterization.
t
AIC
= 1/
f
ADIC
f
ADIC
0.5
—
5
MHz
Conversion range
R
AD
V
SSA
—
V
DDA
V
Conversion time
t
ADC
—
6
—
t
AIC
cycles
6
6.
Sample time
t
ADS
—
1
—
t
AIC
cycles
6
Input capacitance
C
ADI
—
5
—
pF
6
Gain Error (transfer gain)
5
E
GAIN
0.93
1.00
1.08
—
Total Harmonic Distortion
5
THD
60
64
—
Offset Voltage
5
V
OFFSET
-90
-25
+10
mV
Signal-to-Noise plus Distortion
5
SINAD
55
60
—
—
Effective Number of Bits
5
ENOB
9
10
—
bit
Spurious Free Dynamic Range
5
SFDR
65
70
—
dB
Bandwidth
BW
—
100
—
KHz
ADC Quiescent Current (each dual ADC)
I
ADC
—
50
—
mA
V
REF
Quiescent Current (each dual ADC)
I
VREF
—
12
16.5
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56F807 | 16-bit Hybrid Controller(16位混合控制器) |
| DSP56F826BU80 | 16-bit Digital Signal Controllers |
| DSP56F826BU80E | 16-bit Digital Signal Controllers |
| DSP56F826E | 16-bit Digital Signal Controllers |
| DSP56F826 | 16-bit Hybrid Controller(16位混合控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56F807VF80E | 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC |
| DSP56F807VF80J | 制造商:Freescale Semiconductor 功能描述:DSP 16BIT - Trays |
| DSP56F826 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| DSP56F826-827UM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor Users Manual |
| DSP56F826-827UM/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。