Operatin" />
參數(shù)資料
型號: DSP56F807VF80E
廠商: Freescale Semiconductor
文件頁數(shù): 26/60頁
文件大?。?/td> 0K
描述: IC DSP 80MHZ 60K FLASH 160-BGA
標準包裝: 126
系列: 56F8xx
核心處理器: 56800
芯體尺寸: 16-位
速度: 80MHz
連通性: CAN,EBI/EMI,SCI,SPI
外圍設備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 136KB(68K x 16)
程序存儲器類型: 閃存
RAM 容量: 6K x 16
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
數(shù)據(jù)轉換器: A/D 16x12b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 160-BGA
包裝: 托盤
56F807 Technical Data Technical Data, Rev. 16
32
Freescale Semiconductor
3.4.4
Phase Locked Loop Timing
Table 3-9 PLL Timing
Operating Conditions: V
SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C
Characteristic
Symbol
Min
Typ
Max
Unit
External reference crystal frequency for the PLL1
1.
An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work
correctly. The PLL is optimized for 8MHz input crystal.2.
fosc
48
10
MHz
PLL output frequency2
2.
ZCLK may not exceed 80MHz. For additional information on ZCLK and fout/2, please refer to the OCCS chapter in the
User Manual. ZCLK = fop
fout/2
40
110
MHz
PLL stabilization time3 0o to +85oC
3.
This is the minimum time required after the PLL set-up is changed to ensure reliable operation.
tplls
—1
10
ms
PLL stabilization time3 -40o to 0oC
tplls
100
200
ms
相關PDF資料
PDF描述
DSP56F826BU80 IC DSP 80MHZ 64KB FLASH 100LQFP
DSP56F827FG80E IC HYBRID CTRLR 16BIT 128-LQFP
DSPB56362AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
相關代理商/技術參數(shù)
參數(shù)描述
DSP56F807VF80E 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC
DSP56F807VF80J 制造商:Freescale Semiconductor 功能描述:DSP 16BIT - Trays
DSP56F826 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56F826-827UM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor Users Manual
DSP56F826-827UM/D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller