- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1917 > DSP56F826BU80 (Freescale Semiconductor)IC DSP 80MHZ 64KB FLASH 100LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56F826BU80 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 5/56頁 |
| 文件大小： | 0K |
| 描述： | IC DSP 80MHZ 64KB FLASH 100LQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | 56F8xx |
| 核心處理器： | 56800 |
| 芯體尺寸： | 16-位 |
| 速度： | 80MHz |
| 連通性： | EBI/EMI，SCI，SPI，SSI |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 46 |
| 程序存儲(chǔ)器容量： | 67KB（33.5K x 16） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 4.5K x 16 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.25 V ~ 2.75 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-LQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Signals and Package Information
56F826 Technical Data, Rev. 14
Freescale Semiconductor
13
RD
26
Output
Read Enable—RD is asserted during external memory read cycles. When RD is
asserted low, pins D0–D15 become inputs and an external device is enabled
onto the device data bus. When RD is deasserted high, the external data is
latched inside the device. When RD is asserted, it qualifies the A0–A15, PS, and
DS pins. RD can be connected directly to the OE pin of a Static RAM or ROM.
WR
27
Output
Write Enable—WR is asserted during external memory write cycles. When WR
is asserted low, pins D0–D15 become outputs and the device puts data on the
bus. When WR is deasserted high, the external data is latched inside the
external device. When WR is asserted, it qualifies the A0–A15, PS, and DS pins.
WR can be connected directly to the WE pin of a Static RAM.
TA0
(GPIOF0)
91
Input/Output
TA0–3—Timer A Channels 0, 1, 2, and 3
Port F GPIO—These four General Purpose I/O (GPIO) pins can be individually
programmed as input or output.
After reset, the default state is Quad Timer.
TA1
(GPIOF1)
90
TA2
(GPIOF2)
89
TA3
(GPIOF3)
88
TCK
100
Input
(Schmitt)
Test Clock Input—This input pin provides a gated clock to synchronize the test
logic and shift serial data to the JTAG/OnCE port. The pin is connected internally
to a pull-down resistor.
TMS
1
Input
(Schmitt)
Test Mode Select Input—This input pin is used to sequence the JTAG TAP
controller’s state machine. It is sampled on the rising edge of TCK and has an
on-chip pull-up resistor.
Note:
Always tie the TMS pin to VDD through a 2.2K resistor.
TDI
2
Input
(Schmitt)
Test Data Input—This input pin provides a serial input data stream to the
JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip
pull-up resistor.
TDO
3
Output
Test Data Output—This tri-statable output pin provides a serial output data
stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR
controller states, and changes on the falling edge of TCK.
TRST
4
Input
(Schmitt)
Test Reset—As an input, a low signal on this pin provides a reset signal to the
JTAG TAP controller. To ensure complete hardware reset, TRST should be
asserted whenever RESET is asserted. The only exception occurs in a
debugging environment when a hardware device reset is required and it is
necessary not to reset the JTAG/OnCE module. In this case, assert RESET, but
do not assert TRST. TRST must always be asserted at power-up.
Note:
For normal operation, connect TRST directly to VSS. If the design is to be used
in a debugging environment, TRST may be tied to VSS through a 1K resistor.
DE
98
Output
Debug Event—DE provides a low pulse on recognized debug events.
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56F827FG80E | IC HYBRID CTRLR 16BIT 128-LQFP |
| DSPB56362AG120 | IC DSP 24BIT AUD 120MHZ 144-LQFP |
| DSPB56364AF100 | IC DSP 24BIT AUD 100MHZ 100-LQFP |
| DSPB56366AG120 | IC DSP 24BIT AUD 120MHZ 144-LQFP |
| DSPB56367AG150 | IC DSP 24BIT 150MHZ 144-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56F826BU80E | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 80Mhz/40MIPS RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSP56F826BU80E | 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor |
| DSP56F826BU80E | 制造商:Freescale Semiconductor 功能描述:DSP LQFP100 3.6V |
| DSP56F826D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Preliminary Technical Data DSP56F826 16-bit Digital Signal Processor |
| DSP56F826E | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。