- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19363 > DSPB56725AF (Freescale Semiconductor)DSP 24BIT AUD 250MHZ 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | DSPB56725AF |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 16/48頁 |
| 文件大小： | 0K |
| 描述： | DSP 24BIT AUD 250MHZ 80-LQFP |
| 標準包裝： | 90 |
| 系列： | DSP56K/Symphony |
| 類型： | 音頻處理器 |
| 接口： | 主機接口，I²C，SAI，SPI |
| 時鐘速率： | 250MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 112kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應商設備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Symphony DSP56724/ DSP56725 Multi-Core Audio Processors, Rev. 2
Freescale Semiconductor
23
1.2.3
Programming the SHI I2C Serial Clock
The programmed serial clock cycle, TI2CCP, is specified by the value of the HDM[7:0] and HRS bits of the HCKR (SHI clock
control register).
The expression for T I2CCP is
T I2CCP = [TC × 2 × (HDM[7:0] + 1) × (7 × (1 – HRS) + 1)]
Eqn. 4
where
— HRS is the prescaler rate select bit. When HRS is cleared, the fixed
divide-by-eight prescaler is operational. When HRS is set, the prescaler is bypassed.
— HDM[7:0] are the divider modulus select bits. A divide ratio from 1 to 256 (HDM[7:0] = $00 to $FF) may be
selected.
In I2C mode, the user may select a value for the programmed serial clock cycle from
6
× TC (if HDM[7:0] = $02 and HRS = 1)
Eqn. 5
to
4096
× TC (if HDM[7:0] = $FF and HRS = 0)
Eqn. 6
The programmed serial clock cycle (TI2CCP) should be chosen in order to achieve the desired SCL serial clock cycle (TSCL), as
shown in next.
TI2CCP + 3 × TC + 45ns + TR
(Nominal, SCL Serial Clock Cycle (TSCL) generated as master)
Eqn. 7
60
HREQ in assertion to first SCL edge
Filters bypassed
Very Narrow filters enabled
Narrow filters enabled
Wide filters enabled
TAS;RQI
4327
4317
4282
4227
—
927
917
877
827
—
ns
61
First SCL edge to HREQ is not asserted
(HREQ in hold time.)
tHO;RQI
0.0
—
0.0
—
ns
Note:
1. VCORE_VDD = 1.00± 0.05 V; TJ = –40° C to 100° C, CL = 50 pF
2. Pull-up resistor: R P (min) = 1.5 k
Ω
3. Capacitive load: C b (max) = 50 pF
5. All times assume noise free inputs
5. All times assume internal clock frequency of 200 MHz
6. SHI_1 specs match those of SHI
7. The numbers listed are based on the module/pad design and its characteristics during output. The module is compliant with
I2C standard, so the module should receive I2C bus compliant signal without any issue.
Table 10. SHI I2C Protocol Timing (Continued)
Standard I2C
No.
Characteristics1,2,3,4,5
Symbol/
Expression
Standard
Fast-Mode
Unit
Min
Max
Min
Max
相關PDF資料 |
PDF描述 |
|---|---|
| HCM06DSAS | CONN EDGECARD 12POS R/A .156 SLD |
| VI-B6L-CY-F2 | CONVERTER MOD DC/DC 28V 50W |
| MAX6690YMEE+ | IC TEMP SENSOR SMBUS 16-QSOP |
| DSPB56721AF | AUDIO PROCESSOR SYMPH 80-LQFP |
| ESM43DRYI | CONN EDGECARD 86POS DIP .156 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DSPB56725CAF | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC PB FREE DSPB56724 AP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| DSPB720DB1E | 功能描述:子卡和OEM板 B VERSION 720 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB721DB1E | 功能描述:子卡和OEM板 B VERSION 721 DAUGHTER C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB721DB2E | 功能描述:子卡和OEM板 B VERSION 721 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| DSPB724DB1E | 功能描述:子卡和OEM板 B VERSION 724 Daughter C RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復。