12–18
Altera Corporation
Stratix Device Handbook, Volume 2
September 2004
Quartus II Software Support
The Stratix and Stratix GX remote update atom ports are:
Stratix_rublock
<rublock_name>
(
.clk(
<clock source>),
.shiftnld(
<shiftnld source>),
.captnupdt(
<shiftnld source>),
.regin(<
regin input source from the core>),
.rsttimer
(<input signal to reset the watchdog timer>),
.config
(<input signal to initiate configuration>),
.regout(
<data output destination to core>),
.pgmout(<
program output destinations to pins>)
Table 12–9 shows the remote update block input and output port names
and descriptions.
Table 12–9. Remote Update Block Input & Output Ports
Ports
Definition
<rublock_name>
The unique identifier for the instance. This identifier name can be anything as
long as it is legal for the given description language (i.e., Verilog, VHDL, AHDL,
etc.). This field is required.
.clk(<clock source>)
Designates the clock input of this cell. All operation is with respect to the rising
edge of this clock. This field is required.
.shiftnld(<shiftnld source>)
An input into the remote configuration block. When .shiftnld = 1, the data shifts
from the internal shift registers to the regout port at each rising edge of clk,
and the data also shifts into the internal shift registers from regin port. This field
is required.
.captnupdt(<shiftnld
source>)
An input into the remote configuration block. This controls the protocol of when
to read the configuration mode or when to write into the registers that control the
configuration. This field is required.
.regin(<regin input source
from the core>)
An input into the configuration block for all data loading into the core. The data
shifts into the internal registers at the rising edge of clk. This field is required.
.rsttimer(<input signal to
reset the watchdog timer>)
An input into the watchdog timer of the remote update block. When this is high, it
resets the watchdog timer. This field is required.
.config(<input signal to
initiate configuration>)
An input into the configuration section of the remote update block. When this
signal goes high, the part initiates a re-configuration. This field is required.
.regout(<data output
destination to core>)
A 1-bit output, which is the output of the internal shift register, and updated every
rising edge of clk. The data coming out depends on the control signals. This
field is required.
.pgmout(<program output
destinations to pins>)
A 3-bit bus. It should always be connected only to output pins (not bidir pins).
This bus gives the page address (000 to 111) of the configuration data to be
loaded when the device is getting configured. This field is required.