參數(shù)資料
型號: EP20K200EQC240-3
廠商: Altera
文件頁數(shù): 43/117頁
文件大?。?/td> 0K
描述: IC APEX 20KE FPGA 200K 240-PQFP
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 24
系列: APEX-20K®
LAB/CLB數(shù): 832
邏輯元件/單元數(shù): 8320
RAM 位總計(jì): 106496
輸入/輸出數(shù): 168
門數(shù): 404000
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 240-BFQFP
供應(yīng)商設(shè)備封裝: 240-PQFP(32x32)
其它名稱: 544-1095
Altera Corporation
31
APEX 20K Programmable Logic Device Family Data Sheet
Figure 18. Deep Memory Block Implemented with Multiple ESBs
The ESB implements two forms of dual-port memory: read/write clock
mode and input/output clock mode. The ESB can also be used for
bidirectional, dual-port memory applications in which two ports read or
write simultaneously. To implement this type of dual-port memory, two
or four ESBs are used to support two simultaneous reads or writes. This
functionality is shown in Figure 19.
Figure 19. APEX 20K ESB Implementing Dual-Port RAM
ESB
to System Logic
Address Decoder
Port A
Port B
address_a[]
address_b[]
data_a[]
data_b[]
we_a
we_b
clkena_a
clkena_b
Clock A
Clock B
相關(guān)PDF資料
PDF描述
A42MX24-2TQG176I IC FPGA MX SGL CHIP 36K 176-TQFP
AT24C1024BY7-YH25-T IC EEPROM 1MBIT 1MHZ 8UDFN
HMC50DRTN-S93 CONN EDGECARD 100PS DIP .100 SLD
HMC50DRTH-S93 CONN EDGECARD 100PS DIP .100 SLD
HMC50DREN-S93 CONN EDGECARD 100PS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K200EQC240-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K200EQC240-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 168 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K200EQI208-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K200EQI208-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K200EQI208-1X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA