參數(shù)資料
型號: EP2AGX125DF25C6N
廠商: Altera
文件頁數(shù): 43/90頁
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 125K 572FBGA
產(chǎn)品培訓模塊: Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色產(chǎn)品: Arria? II GX FPGAs
標準包裝: 5
系列: Arria II GX
LAB/CLB數(shù): 4964
邏輯元件/單元數(shù): 118143
RAM 位總計: 8315904
輸入/輸出數(shù): 260
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 572-FBGA
供應(yīng)商設(shè)備封裝: 572-FBGA
其它名稱: 544-2595-5
EP2AGX125DF25C6NES
EP2AGX125DF25C6NES-ND
1–40
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
Total jitter
(peak-to-peak)
Pattern = CRPAT
0.27
9
0.279
0.279
0.279
UI
GIGE Receiver Jitter Tolerance (6)
Deterministic
jitter tolerance
(peak-to-peak)
Pattern = CJPAT
> 0.4
UI
Combined
deterministic and
random jitter
tolerance
(peak-to-peak)
Pattern = CJPAT
> 0.66
UI
HiGig Transmit Jitter Generation (7)
Deterministic
jitter
(peak-to-peak)
Data rate =
3.75 Gbps
Pattern = CJPAT
0.17
0.17
UI
Total jitter
(peak-to-peak)
Data rate =
3.75 Gbps
Pattern = CJPAT
0.35
0.35
UI
HiGig Receiver Jitter Tolerance (7)
Deterministic
jitter tolerance
(peak-to-peak)
Data rate =
3.75 Gbps
Pattern = CJPAT
> 0.37
UI
Combined
deterministic and
random jitter
tolerance
(peak-to-peak)
Data rate =
3.75 Gbps
Pattern = CJPAT
> 0.65
UI
Sinusoidal jitter
tolerance
(peak-to-peak)
Jitter frequency =
22.1 KHz
Data rate =
3.75 Gbps
Pattern = CJPAT
> 8.5
UI
Jitter frequency =
1.875MHz
Data rate =
3.75 Gbps
Pattern = CJPAT
> 0.1
UI
Jitter frequency =
20 MHz
Data rate =
3.75 Gbps
Pattern = CJPAT
> 0.1
UI
Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 4 of 10)
Symbol/
Description
Conditions
I3
C4
C5, I5
C6
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
ACC35DRYS CONN EDGECARD 70POS .100 DIP SLD
B82422A1104K100 INDUCTOR 100UH 65MA 1210 10%
TAJD158M002RNJ CAP TANT 1500UF 2.5V 20% 2917
VJ1206A180KBEAT4X CAP CER 18PF 500V 10% NP0 1206
5173278-4 CONN D-CAP MALE PINS 60POS R/A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX125DF25C6NES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX125DF25I3 功能描述:IC ARRIA II GX FPGA 125K 572FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Arria II GX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
EP2AGX125DF25I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125DF25I5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125DF25I5N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256