參數(shù)資料
型號: EP2AGX260EF29C5N
廠商: Altera
文件頁數(shù): 63/90頁
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 260K 780FBGA
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 4
系列: Arria II GX
LAB/CLB數(shù): 10260
邏輯元件/單元數(shù): 244188
RAM 位總計: 12038144
輸入/輸出數(shù): 372
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 780-BBGA
供應商設備封裝: 780-FBGA(29x29)
1–58
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
Embedded Memory Block Specifications
Table 1–48 lists the embedded memory block specifications for Arria II GX devices.
Double mode
1
440
380
MHz
Notes to Table 1–47:
(1) Maximum is for fully pipelined block with Round and Saturation disabled.
(2) Maximum for loopback input registers disabled, Round and Saturation disabled, and pipeline and output registers enabled.
Table 1–47. DSP Block Performance Specifications for Arria II GZ Devices (Note 1) (Part 2 of 2)
Mode
Resources
Used
Performance
Unit
Number of
Multipliers
–3
–4
Table 1–48. Embedded Memory Block Performance Specifications for Arria II GX Devices
Memory
Mode
Resources Used
Performance
Unit
ALUTs
Embedded
Memory
I3
C4
C5,I5
C6
Memory
Logic
Array
Block
(MLAB)
Single port 64 × 10
0
1
450
500
450
378
MHz
Simple dual-port 32 × 20 single
clock
0
1
270
500
450
378
MHz
Simple dual-port 64 × 10 single
clock
0
1
428
500
450
378
MHz
M9K
Block
Single-port 256 × 36
0
1
360
400
360
310
MHz
Single-port 256 × 36, with the
read-during-write option set to
Old Data
0
1
250
280
250
210
MHz
Simple dual-port 256 × 36 single
CLK
0
1
360
400
360
310
MHz
Single-port 256 × 36 single CLK,
with the read-during-write option
set to Old Data
0
1
250
280
250
210
MHz
True dual port 512 × 18 single CLK
0
1
360
400
360
310
MHz
True dual-port 512 × 18 single CLK,
with the read-during-write option
set to Old Data
0
1
250
280
250
210
MHz
Min Pulse Width (clock high time)
900
850
950
1130
ps
Min Pulse Width (clock low time)
730
690
770
920
ps
相關PDF資料
PDF描述
EP2AGX190EF29I3N IC ARRIA II GX FPGA 190K 780FBGA
ASC50DRTH-S93 CONN EDGECARD 100PS DIP .100 SLD
ASC50DREN-S93 CONN EDGECARD 100POS .100 EYELET
ASC50DREH-S93 CONN EDGECARD 100POS .100 EYELET
HSC50DRYS-S734 CONN EDGECARD 100PS DIP .100 SLD
相關代理商/技術參數(shù)
參數(shù)描述
EP2AGX260EF29C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260EF29C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260EF29C6NES 制造商:Altera Corporation 功能描述:IC FPGA 372 I/O 780FBGA
EP2AGX260EF29I3 功能描述:IC ARRIA II GX FPGA 260K 780FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Arria II GX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
EP2AGX260EF29I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256