- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17103 > EVAL-AD5755SDZ (Analog Devices Inc)BOARD EVAL FOR AD5755 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5755SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5755 |
| 視頻文件： | AD5755: 16-Bit Multi-Channel, Voltage and Current Output DAC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 4 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 設(shè)置時間： | 11µs |
| DAC 型： | 電流/電壓 |
| 工作溫度： | -40°C ~ 105°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD5755 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD5755
Data Sheet
Rev. C | Page 30 of 52
Even though the output ranges are not enabled, the default
output range is 0 V to 5 V, and the clear code register is loaded
with all zeros. This means that if the user clears the part after
power-up, the output is actively driven to 0 V (if the channel
has been enabled for clear).
After device power on, or a device reset, it is recommended to
wait 100 μs or more before writing to the device to allow time
for internal calibrations to take place.
SERIAL INTERFACE
The AD5755 is controlled over a versatile 3-wire serial interface
that operates at clock rates of up to 30 MHz and is compatible
with SPI, QSPI, MICROWIRE, and DSP standards. Data coding
is always straight binary.
Input Shift Register
The input shift register is 24 bits wide. Data is loaded into the
device MSB first as a 24-bit word under the control of a serial
clock input, SCLK. Data is clocked in on the falling edge of SCLK.
If packet error checking, or PEC (see the Device Features
section), is enabled, an additional eight bits must be written to
the AD5755, creating a 32-bit serial interface.
There are two ways in which the DAC outputs can be updated:
individual updating or simultaneous updating of all DACs.
Individual DAC Updating
In this mode, LDAC is held low while data is being clocked into
the DAC data register. The addressed DAC output is updated on
the rising edge of SYNC. See Table 3 and Figure 3 for timing
information.
Simultaneous Updating of All DACs
In this mode, LDAC is held high while data is being clocked
into the DAC data register. Only the first write to each channel’s
DAC data register is valid after LDAC is brought high. Any subse-
quent writes while LDAC is still held high are ignored, though
they are loaded into the DAC data register. All the DAC outputs
are updated by taking LDAC low after SYNC is taken high.
VOUT_x
DAC
REGISTER
INTERFACE
LOGIC
OUTPUT
I/V AMPLIFIER
LDAC
SDO
SDIN
16-BIT
DAC
VREFIN
SYNC
DAC DATA
REGISTER
OFFSET
AND GAIN
CALIBRATION
DAC INPUT
REGISTER
SCLK
07304-
072
Figure 73. Simplified Serial Interface of Input Loading Circuitry
for One DAC Channel
TRANSFER FUNCTION
Table 6 shows the input code to ideal output voltage relationship
for the AD5755 for straight binary data coding of the ±10 V
output range.
Table 6. Ideal Output Voltage to Input Code Relationship
Digital Input
Straight Binary Data Coding
Analog Output
MSB
LSB
VOUT
1111
+2 VREF × (32,767/32,768)
1111
1110
+2 VREF × (32,766/32,768)
1000
0000
0 V
0000
0001
2 VREF × (32,767/32,768)
0000
2 VREF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT-S-26-6/6/B-14-OE-R | MOD CORD SGL-ENDED 6-6 BLACK 14' |
| VE-J1M-EZ | CONVERTER MOD DC/DC 10V 25W |
| EVAL-AD5755-1SDZ | BOARD EVAL FOR AD5755-1 |
| R-7215D | CONV DC/DC 2A 19-28VIN 15V |
| VE-J14-EZ | CONVERTER MOD DC/DC 48V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5757SDZ | 功能描述:BOARD EVAL FOR AD5757 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5760SDZ | 功能描述:BOARD EVAL FOR AD5760SDZ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5764EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR QUAD, 16-BIT, HIGH ACCURACY, SERIAL INPUT, BIPOLAR VOLTAGE OUTPUT DAC 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD5764EBZ | 功能描述:BOARD EVAL FOR AD5764 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5764REBZ | 功能描述:EVAL BOARD FOR AD5764 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。