AVDD = V
參數(shù)資料
型號: EVAL-AD5755SDZ
廠商: Analog Devices Inc
文件頁數(shù): 52/52頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD5755
視頻文件: AD5755: 16-Bit Multi-Channel, Voltage and Current Output DAC
標準包裝: 1
DAC 的數(shù)量: 4
位數(shù): 16
數(shù)據(jù)接口: 串行
設(shè)置時間: 11µs
DAC 型: 電流/電壓
工作溫度: -40°C ~ 105°C
已供物品:
已用 IC / 零件: AD5755
Data Sheet
AD5755
Rev. C | Page 9 of 52
TIMING CHARACTERISTICS
AVDD = VBOOST_x = 15 V; AVSS = 15 V; DVDD = 2.7 V to 5.5 V; AVCC = 4.5 V to 5.5 V; dc-to-dc converter disabled; AGND = DGND =
GNDSWx = 0 V; REFIN = 5 V; voltage outputs: RL = 1 k, CL = 220 pF; current outputs: RL = 300 ; all specifications TMIN to TMAX, unless
otherwise noted.
Table 3.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
13
ns min
24th/32nd SCLK falling edge to SYNC rising edge (see Figure 77)
t6
198
ns min
SYNC high time
t7
5
ns min
Data setup time
t8
5
ns min
Data hold time
t9
20
s min
SYNC rising edge to LDAC falling edge (all DACs updated or any channel has
digital slew rate control enabled)
5
s min
SYNC rising edge to LDAC falling edge (single DAC updated)
t10
10
ns min
LDAC pulse width low
t11
500
ns max
LDAC falling edge to DAC output response time
t12
s max
DAC output settling time
t13
10
ns min
CLEAR high time
t14
5
s max
CLEAR activation time
t15
40
ns max
SCLK rising edge to SDO valid
t16
21
s min
SYNC rising edge to DAC output response time (LDAC = 0) (all DACs updated)
5
s min
SYNC rising edge to DAC output response time (LDAC = 0) (single DAC updated)
t17
500
ns min
LDAC falling edge to SYNC rising edge
t18
800
ns min
RESET pulse width
20
s min
SYNC high to next SYNC low (digital slew rate control enabled) (all DACs updated)
5
s min
SYNC high to next SYNC low (digital slew rate control disabled) (single DAC
updated)
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tRISE = tFALL = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.2 V.
3
4
This specification applies if LDAC is held low during the write cycle; otherwise, see t9.
相關(guān)PDF資料
PDF描述
AT-S-26-6/6/B-14-OE-R MOD CORD SGL-ENDED 6-6 BLACK 14'
VE-J1M-EZ CONVERTER MOD DC/DC 10V 25W
EVAL-AD5755-1SDZ BOARD EVAL FOR AD5755-1
R-7215D CONV DC/DC 2A 19-28VIN 15V
VE-J14-EZ CONVERTER MOD DC/DC 48V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5757SDZ 功能描述:BOARD EVAL FOR AD5757 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5760SDZ 功能描述:BOARD EVAL FOR AD5760SDZ RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5764EB 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR QUAD, 16-BIT, HIGH ACCURACY, SERIAL INPUT, BIPOLAR VOLTAGE OUTPUT DAC 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk
EVAL-AD5764EBZ 功能描述:BOARD EVAL FOR AD5764 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5764REBZ 功能描述:EVAL BOARD FOR AD5764 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581