- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17051 > EVAL-AD7401EDZ (Analog Devices Inc)BOARD EVALUATION FOR AD7401 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7401EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/20頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7401 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | iCoupler® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 20M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±320 mV |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 100mW @ 20MSPS |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7401 |
| 已供物品： | 板 |
AD7401
Rev. D | Page 15 of 20
DIGITAL FILTER
A Sinc3 filter is recommended for use with the AD7401. This
filter can be implemented on an FPGA or possibly a DSP. The
following Verilog code provides an example of a Sinc3 filter
implementation on a Xylinx Spartan-II 2.5 V FPGA. This code
can possibly be compiled for another FPGA, such as an Altera
device. Note that the data is read on the negative clock edge in
this case, although it can be read on the positive edge if preferred.
Figure 29 shows the effect of using different decimation rates
with various filter types.
/*`Data is read on negative clk edge*/
module DEC256SINC24B(mdata1, mclk1, reset,
DATA);
input
mclk1;
/*used to clk filter*/
input
reset;
/*used to reset filter*/
input
mdata1;
/*ip data to be
filtered*/
output [15:0] DATA;
/*filtered op*/
integer location;
integer info_file;
reg [23:0]
ip_data1;
reg [23:0]
acc1;
reg [23:0]
acc2;
reg [23:0]
acc3;
reg [23:0]
acc3_d1;
reg [23:0]
acc3_d2;
reg [23:0]
diff1;
reg [23:0]
diff2;
reg [23:0]
diff3;
reg [23:0]
diff1_d;
reg [23:0]
diff2_d;
reg [15:0]
DATA;
reg [7:0]
word_count;
reg word_clk;
reg init;
/*Perform the Sinc ACTION*/
always @ (mdata1)
if(mdata1==0)
ip_data1 <= 0;
/* change from a 0
to a -1 for 2's comp */
else
ip_data1 <= 1;
/*ACCUMULATOR (INTEGRATOR)
Perform the accumulation (IIR) at the speed
of the modulator.
MCLKIN
IP_DATA1
ACC1+
ACC2+
ACC3+
+
Z
+
Z
+
Z
05
85
1-
02
4
Figure 26. Accumulator
Z = one sample delay
MCLKIN = modulators conversion bit rate
*/
always @ (posedge mclk1 or posedge reset)
if (reset)
begin
/*initialize acc registers on reset*/
acc1 <= 0;
acc2 <= 0;
acc3 <= 0;
end
else
begin
/*perform accumulation process*/
acc1 <= acc1 + ip_data1;
acc2 <= acc2 + acc1;
acc3 <= acc3 + acc2;
end
/*DECIMATION STAGE (MCLKIN/ WORD_CLK)
*/
always @ (negedge mclk1 or posedge reset)
if (reset)
word_count <= 0;
else
word_count <= word_count + 1;
always @ (word_count)
word_clk <= word_count[7];
/*DIFFERENTIATOR (including decimation stage)
Perform the differentiation stage (FIR) at a
lower speed.
WORD_CLK
ACC3
DIFF1
DIFF3
+
–
+
–
DIFF2
Z–1
–
+
–
Z–1
0
585
1-
0
25
Figure 27. Differentiator
Z = one sample delay
WORD_CLK = output word rate
*/
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNK-EY | CONVERTER MOD DC/DC 40V 50W |
| GBC31DCST | CONN EDGECARD 62POS DIP .100 SLD |
| EVAL-AD7923CBZ | BOARD EVAL FOR AD7923 |
| AT-S-26-8/8/W-25-OE-R | MOD CORD SGL-ENDED 8-8 WHITE 25' |
| NRS8030T1R0NJGJ | INDUCTOR POWER 1.0UH 6.2A SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD74111EBZ | 功能描述:BOARD EVAL FOR AD74111 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EVAL-AD74122EB-U1 | 制造商:Analog Devices 功能描述:- Bulk |
| EVAL-AD7414/15EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:【0.5C Accurate, 10-Bit Digital Temperature Sensors in SOT-23 |
| EVAL-AD7414/15EBZ | 功能描述:BOARD EVALUATION FOR AD7414/15 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 傳感器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| EVAL-AD7416/7/8EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。