- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17031 > EVAL-AD7612CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7612 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7612CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7612 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 750k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±5 V，±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 205mW @ 750kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7612 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7612BSTZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP AD7612BCPZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP AD7612BSTZ-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP AD7612BCPZ-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7612
Rev. A | Page 25 of 32
8-Bit Interface (Master or Slave)
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 38, when BYTESWAP is low, the LSB byte is
output on D[7:0] and the MSB is output on D[15:8]. When
BYTESWAP is high, the LSB and MSB bytes are swapped; the
LSB is output on D[15:8] and the MSB is output on D[7:0]. By
connecting BYTESWAP to an address line, the 16-bit data can
be read in two bytes on either D[15:8] or D[7:0]. This interface
can be used in both master and slave parallel reading modes.
CS
RD
BYTESWAP
PINS D[15:8]
PINS D[7:0]
HI-Z
HIGH BYTE
LOW BYTE
HIGH BYTE
HI-Z
t12
t13
06
26
5-
0
38
Figure 38. 8-Bit and 16-Bit Parallel Interface
SERIAL INTERFACE
The AD7612 has a serial interface (SPI-compatible) multiplexed
on the data pins D[15:2]. The AD7612 is configured to use the
serial interface when SER/PAR is held high.
Data Interface
The AD7612 outputs 16 bits of data, MSB first, on the SDOUT
pin. This data is synchronized with the 16 clock pulses provided
on the SDCLK pin. The output data is valid on both the rising
and falling edge of the data clock.
Serial Configuration Interface
The AD7612 can be configured through the serial configuration
register only in serial mode as the serial configuration pins are
also multiplexed on the data pins D[15:12]. Refer to the Hardware
Configuration section and Software Configuration section for
more information.
MASTER SERIAL INTERFACE
The pins multiplexed on D[10:2] and used for master serial inter-
face are DIVSCLK[0], DIVSCLK[1], EXT/INT, INVSYNC,
INVSCLK, RDC, SDOUT, SDCLK and SYNC.
Internal Clock (SER/PAR = high, EXT/INT = Low)
The AD7612 is configured to generate and provide the serial
data clock, SDCLK, when the EXT/INT pin is held low. The
AD7612 also generates a SYNC signal to indicate to the host
when the serial data is valid. The SDCLK, and the SYNC sig-
nals can be inverted, if desired using the INVSCLK and INVSYNC
inputs, respectively. Depending on the input, RDC, the data can
be read during the following conversion or after each conver-
these two modes.
Read During Convert (RDC = High)
Setting RDC = high allows the master read (previous conversion
result) during conversion mode. Usually, because the AD7612 is
used with a fast throughput, this mode is the most recommended
serial mode. In this mode, the serial clock and data toggle at appro-
priate instances, minimizing potential feed through between digital
activity and critical conversion decisions. In this mode, the SDCLK
period changes since the LSBs require more time to settle and
the SDCLK is derived from the SAR conversion cycle. In this
mode, the AD7612 generates a discontinuous SDCLK of two
different periods and the host should use an SPI interface.
Read During Convert (RDC = Low, DIVSCLK[1:0] = [0 to 3])
Setting RDC = low allows the read after conversion mode. Unlike
the other serial modes, the BUSY signal returns low after the 16
data bits are pulsed out and not at the end of the conversion phase,
resulting in a longer BUSY width (refer to Table 4 for BUSY timing
specifications). The DIVSCLK[1:0] inputs control the SDCLK
period and SDOUT data rate. As a result, the maximum through-
put cannot be achieved in this mode. In this mode, the AD7612
also generates a discontinuous SDCLK however, a fixed period and
hosts supporting both SPI and serial ports can also be used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UVZ1J222MHD | CAP ALUM 2200UF 63V 20% RADIAL |
| STD17W-H | WIRE & CABLE MARKERS |
| EVAL-AD7715-3EBZ | BOARD EVALUATION FOR AD7715 |
| MLG1005S0N3C | INDUCTOR MULTILAYER 0.3NH 0402 |
| DC1500A-C | BOARD SAR ADC LTC2391-16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7612EDZ | 功能描述:BOARD EVAL FOR AD7612 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7621CB2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| EVAL-AD7621CB-U1 | 制造商:Analog Devices 功能描述:EVAL FOR AD7621 - Bulk |
| EVAL-AD7621CBZ | 制造商:Analog Devices 功能描述:BOARD EVALUATION FOR AD7621 |
| EVAL-AD7621EDZ | 功能描述:BOARD EVAL FOR AD7321 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。