- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17031 > EVAL-AD7612CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7612 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7612CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7612 |
| 標(biāo)準包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 750k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±5 V，±10 V |
| 在以下條件下的電源（標(biāo)準）： | 205mW @ 750kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7612 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7612BSTZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP AD7612BCPZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP AD7612BSTZ-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP AD7612BCPZ-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7612
Rev. A | Page 29 of 32
HARDWARE CONFIGURATION
The AD7612 can be configured at any time with the dedicated
hardware pins WARP, IMPULSE, BIPOLAR, TEN, OB/2C, and
PD for parallel mode (SER/PAR = low) or serial hardware mode
(SER/ PAR = high, HW/SW = high). Programming the AD7612
for mode selection and input range configuration can be done
before or during conversion. Like the RESET input, the ADC
requires at least one acquisition time to settle as indicated in
are high impedance when using the software configuration mode.
SOFTWARE CONFIGURATION
The pins multiplexed on D[15:12] used for software configura-
tion are: HW/SW, SCIN, SCCLK, and SCCS. The AD7612 is
programmed using the dedicated write-only serial configurable
port (SCP) for conversion mode, input range selection, output
coding, and power-down using the serial configuration register.
See Table 9 for details of each bit in the configuration register.
The SCP can only be used in serial software mode selected with
SER/PAR = high and HW/SW = low since the port is multiplexed
on the parallel interface.
The SCP is accessed by asserting the port’s chip select, SCCS,
and then writing SCIN synchronized with SCCLK, which (like
SDCLK) is edge sensitive depending on the state of INVSCLK.
See Figure 45 for timing details. SCIN is clocked into the con-
figuration register MSB first. The configuration register is an
internal shift register that begins with Bit 8, the start bit. The 9th
SPPCLK edge updates the register and allows the new settings to be
used. As indicated in the timing diagram, at least one acquisition
time is required from the 9th SCCLK edge. Bits [1:0] are reserved
bits and are not written to while the SCP is being updated.
The SCP can be written to at any time, up to 40 MHz, and it is
recommended to write to while the AD7612 is not busy convert-
ing, as detailed in Figure 45. In this mode, the full 750 kSPS is not
attainable because the time required for SCP access is (t31 + 8 × 1/
SCCLK +t8) minimum. If the full throughput is required, the
SCP can be written to during conversion, however it is not
recommended to write to the SCP during the last 475 ns of con-
version (BUSY = high) or performance degradation can result.
In addition, the SCP can be accessed in both serial master and
serial slave read during and read after convert modes.
Note that at power up, the configuration register is undefined.
The RESET input clears the configuration register (sets all bits
to 0), thus placing the configuration to 0 V to 5 V input, normal
mode, and twos complemented output.
Table 9. Configuration Register Description
Bit
Name
Description
8
START
START bit. With the SCP enabled (SCCS = low),
when START is high, the first rising edge of SCCLK
(INVSCLK = low) begins to load the register with
the new configuration.
7
BIPOLAR
Input Range Select. Used in conjunction with
Bit 6, TEN, per the following:
Input Range
BIPOLAR
TEN
0 V to 5 V
Low
0 V to 10 V
Low
High
±5 V
High
Low
±10 V
Low
High
6
TEN
Input Range Select. See Bit 7, BIPOLAR.
5
PD
Power Down.
PD = Low, normal operation.
PD = High, power down the ADC. The SCP is accessi-
ble while in power down. To power up the ADC,
write PD = low on the next configuration setting.
4
IMPULSE
Mode Select. Used in conjunction with Bit 3,
WARP per the following:
Mode
WARP
IMPULSE
Normal
Low
Impulse
Low
High
Warp
High
Low
Normal
High
3
WARP
Mode Select. See Bit 4, IMPULSE.
2
OB/2C
Output Coding
OB/2C = Low, use twos complement output.
OB/2C = High, use straight binary output.
1
RSV
Reserved.
0
RSV
Reserved.
WARP,
IMPULSE
BUSY
HW/SW = 0
CNVST
BIPOLAR,
TEN
t8
SER/PAR = 0, 1
PD = 0
t8
0
62
65
-0
44
Figure 44. Hardware Configuration Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UVZ1J222MHD | CAP ALUM 2200UF 63V 20% RADIAL |
| STD17W-H | WIRE & CABLE MARKERS |
| EVAL-AD7715-3EBZ | BOARD EVALUATION FOR AD7715 |
| MLG1005S0N3C | INDUCTOR MULTILAYER 0.3NH 0402 |
| DC1500A-C | BOARD SAR ADC LTC2391-16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7612EDZ | 功能描述:BOARD EVAL FOR AD7612 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7621CB2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC |
| EVAL-AD7621CB-U1 | 制造商:Analog Devices 功能描述:EVAL FOR AD7621 - Bulk |
| EVAL-AD7621CBZ | 制造商:Analog Devices 功能描述:BOARD EVALUATION FOR AD7621 |
| EVAL-AD7621EDZ | 功能描述:BOARD EVAL FOR AD7321 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。