參數(shù)資料
型號： EVAL-AD7612CBZ
廠商： Analog Devices Inc
文件頁數(shù)： 2/32頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD7612
標準包裝： 1
系列： PulSAR®
ADC 的數(shù)量： 1
位數(shù)： 16
采樣率（每秒）： 750k
數(shù)據(jù)接口： 串行，并聯(lián)
輸入范圍： ±5 V，±10 V
在以下條件下的電源（標準）： 205mW @ 750kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7612
已供物品： 板
相關(guān)產(chǎn)品： AD7612BSTZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP
AD7612BCPZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP
AD7612BSTZ-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP
AD7612BCPZ-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP
AD7612
Data Sheet
Rev. A | Page 10 of 32
Pin No.
Mnemonic
Type1
Description
23
D10 or
DO
In parallel mode, this output is used as Bit 10 of the parallel port data output bus.
SYNC
Serial Data Frame Synchronization. In serial master mode (SER/PAR = high, EXT/INT= low), this output
is used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while the
SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while the
SDOUT output is valid.
24
D11 or
DO
In parallel mode, this output is used as Bit 11 of the parallel port data output bus.
RDERROR
Serial Data Read Error. In serial slave mode (SER/PAR = high, EXT/INT = high), this output is used as an
incomplete data read error flag. If a data read is started and not completed when the current
conversion is complete, the current data is lost and RDERROR is pulsed high.
25
D12 or
DI/O
In parallel mode, this output is used as Bit 12 of the parallel port data output bus.
HW/SW
Serial Configuration Hardware/Software Select. In serial mode, this input is used to configure
the AD7612 by hardware or software. See the Hardware Configuration section and Software
When HW/SW = low, the AD7612 is configured through software using the serial configuration register.
When HW/SW = high, the AD7612 is configured through dedicated hardware input pins.
26
D13 or
DI/O
In parallel mode, this output is used as Bit 13 of the parallel port data output bus.
SCIN
Serial Configuration Data Input. In serial software configuration mode (SER/PAR = high, HW/SW = low)
this input is used to serially write in, MSB first, the configuration data into the serial configuration
register. The data on this input is latched with SCCLK. See the Software Configuration section.
27
D14 or
DI/O
In parallel mode, this output is used as Bit 14 of the parallel port data output bus.
SCCLK
Serial Configuration Clock. In serial software configuration mode (SER/PAR = high, HW/SW = low) this
input is used to clock in the data on SCIN. The active edge where the data SCIN is updated depends on
the logic state of the INVSCLK pin. See the Software Configuration section.
28
D15 or
DI/O
In parallel mode, this output is used as Bit 15 of the parallel port data output bus.
SCCS
Serial Configuration Chip Select. In serial software configuration mode (SER/PAR = high, HW/SW = low)
this input enables the serial configuration port. See the Software Configuration section.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started, and remains high until the conversion
is complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be
used as a data ready clock signal. Note that in master read after convert mode (SER/PAR = high,
EXT/INT = low, RDC = low) the busy time changes according to Table 4.
30
TEN
Input Range Select. Used in conjunction with BIPOLAR per the following:
Input Range
BIPOLAR
TEN
0 V to 5 V
Low
0 V to 10 V
Low
High
±5 V
High
Low
±10 V
High
31
RD
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both low, the interface parallel or serial output bus is enabled. CS is
also used to gate the external clock in slave serial mode (not used for serial programmable port).
33
RESET
DI
Reset Input. When high, reset the AD7612. Current conversion, if any, is aborted. The falling edge of
RESET resets the data outputs to all zero’s (with OB/2C = high) and clears the configuration register.
See the Digital Interface section. If not used, this pin can be tied to OGND.
34
PD
Power-Down Input. When PD = high, power down the ADC. Power consumption is reduced and
conversions are inhibited after the current one is completed. The digital interface remains active
during power down.
35
CNVST
DI
Conversion Start. A falling edge on CNVST puts the internal sample-and-hold into the hold state and
initiates a conversion.
36
BIPOLAR
Input Range Select. See description for Pin 30.
相關(guān)PDF資料
PDF描述
UVZ1J222MHD CAP ALUM 2200UF 63V 20% RADIAL
STD17W-H WIRE & CABLE MARKERS
EVAL-AD7715-3EBZ BOARD EVALUATION FOR AD7715
MLG1005S0N3C INDUCTOR MULTILAYER 0.3NH 0402
DC1500A-C BOARD SAR ADC LTC2391-16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7612EDZ 功能描述:BOARD EVAL FOR AD7612 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7621CB2 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
EVAL-AD7621CB-U1 制造商:Analog Devices 功能描述:EVAL FOR AD7621 - Bulk
EVAL-AD7621CBZ 制造商:Analog Devices 功能描述:BOARD EVALUATION FOR AD7621
EVAL-AD7621EDZ 功能描述:BOARD EVAL FOR AD7321 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*