參數(shù)資料
型號(hào)： EVAL-AD7612CBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 32/32頁(yè)
文件大小： 0K
描述： BOARD EVALUATION FOR AD7612
標(biāo)準(zhǔn)包裝： 1
系列： PulSAR®
ADC 的數(shù)量： 1
位數(shù)： 16
采樣率（每秒）： 750k
數(shù)據(jù)接口： 串行，并聯(lián)
輸入范圍： ±5 V，±10 V
在以下條件下的電源（標(biāo)準(zhǔn)）： 205mW @ 750kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7612
已供物品： 板
相關(guān)產(chǎn)品： AD7612BSTZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP
AD7612BCPZ-RL-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP
AD7612BSTZ-ND - IC ADC 16BIT 750KSPS SAR 48-LQFP
AD7612BCPZ-ND - IC ADC 16BIT 750KSPS SAR 48LFCSP
Data Sheet
AD7612
Rev. A | Page 9 of 32
Pin No.
Mnemonic
Type1
Description
11, 12
D[2:3] or
DI/O
In parallel mode, these outputs are used as Bit 2 and Bit 3 of the parallel port data output bus.
DIVSCLK[0:1]
Serial Data Division Clock Selection. In serial master read after convert mode (SER/PAR = high, EXT/INT
= low, RDC/SDIN = low) these inputs can be used to slow down the internally generated serial data
clock that clocks the data output. In other serial modes, these pins are high impedance outputs.
13
D4 or
DI/O
In parallel mode, this output is used as Bit 4 of the parallel port data output bus.
EXT/INT
Serial Data Clock Source Select. In serial mode, this input is used to select the internally generated
(master) or external (slave) serial data clock for the AD7612 output data.
When EXT/INT = low, master mode; the internal serial data clock is selected on SDCLK output.
When EXT/INT = high, slave mode; the output data is synchronized to an external clock signal (gated by CS)
connected to the SDCLK input.
14
D5 or
DI/O
In parallel mode, this output is used as Bit 5 of the parallel port data output bus.
INVSYNC
Serial Data Invert Sync Select. In serial master mode (SER/PAR = high, EXT/INT = low). This input is used
to select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D6 or
DI/O
In parallel mode, this output is used as Bit 6 of the parallel port data output bus.
INVSCLK
In all serial modes, invert SDCLK/SCCLK select. This input is used to invert both SDCLK and SCCLK.
When INVSCLK = low, the rising edge of SDCLK/SCCLK are used.
When INVSCLK = high, the falling edge of SDCLK/SCCLK are used.
16
D7 or
DI/O
In parallel mode, this output is used as Bit 7 of the parallel port data output bus.
RDC or
Serial Data Read During Convert. In serial master mode (SER/PAR = high, EXT/INT = low) RDC is used to
select the read mode. Refer to the Master Serial Interface section.
When RDC = low, the current result is read after conversion. Note the maximum throughput is not
attainable in this mode.
When RDC = high, the previous conversion result is read during the current conversion.
SDIN
Serial Data In. In serial slave mode (SER/PAR = high EXT/INT = high) SDIN can be used as a data input to
daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data
level on SDIN is output on SDOUT with a delay of 16 SDCLK periods after the initiation of the read sequence.
17
OGND
P
Input/Output Interface Digital Power Ground. Ground reference point for digital outputs. Should be
connected to the system digital ground ideally at the same potential as AGND and DGND.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface
2.5 V, 3 V, or 5 V and decoupled with 10 μF and 100 nF capacitors.
19
DVDD
P
Digital Power. Nominally at 4.75 V to 5.25 V and decoupled with 10 μF and 100 nF capacitors. Can be
supplied from AVDD.
20
DGND
P
Digital Power Ground. Ground reference point for digital outputs. Should be connected to system
digital ground ideally at the same potential as AGND and OGND.
21
D8 or
DO
In parallel mode, this output is used as Bit 8 of the parallel port data output bus.
SDOUT
Serial Data output. In all serial modes this pin is used as the serial data output synchronized to SDCLK.
Conversion results are stored in an on-chip register. The AD7612 provides the conversion result, MSB
first, from its internal shift register. The data format is determined by the logic level of OB/2C.
When EXT/INT = low, (master mode) SDOUT is valid on both edges of SDCLK.
When EXT/INT = high, (slave mode).
When INVSCLK = low, SDOUT is updated on SDCLK rising edge.
When INVSCLK = high, SDOUT is updated on SDCLK falling edge.
22
D9 or
DI/O
In parallel mode, this output is used as Bit 9 of the parallel port data output bus.
SDCLK
Serial Data Clock. In all serial modes, this pin is used as the serial data clock input or output, dependent
on the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends on
the logic state of the INVSCLK pin.
相關(guān)PDF資料
PDF描述
UVZ1J222MHD CAP ALUM 2200UF 63V 20% RADIAL
STD17W-H WIRE & CABLE MARKERS
EVAL-AD7715-3EBZ BOARD EVALUATION FOR AD7715
MLG1005S0N3C INDUCTOR MULTILAYER 0.3NH 0402
DC1500A-C BOARD SAR ADC LTC2391-16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7612EDZ 功能描述:BOARD EVAL FOR AD7612 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7621CB2 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 2 LSB INL, 3 MSPS PulSAR?? ADC
EVAL-AD7621CB-U1 制造商:Analog Devices 功能描述:EVAL FOR AD7621 - Bulk
EVAL-AD7621CBZ 制造商:Analog Devices 功能描述:BOARD EVALUATION FOR AD7621
EVAL-AD7621EDZ 功能描述:BOARD EVAL FOR AD7321 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*