- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17060 > EVAL-AD7739EBZ (Analog Devices Inc)BOARD EVAL FOR AD7739 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7739EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7739 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 15.1k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±2.5 V |
| 在以下條件下的電源（標準）： | 85mW @ 5V |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7739 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7739BRUZ-REEL7-ND - IC ADC 24BIT 8CH SIG-DEL 24TSSOP AD7739BRUZ-ND - IC ADC 24BIT 8-CH 24-TSSOP AD7739BRU-REEL-ND - IC ADC 24BIT 8CH SIG-DEL 24TSSOP AD7739BRU-ND - IC ADC 24BIT 8-CH 24-TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁
AD7739
Data Sheet
Rev. A | Page 6 of 32
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
WRITE OPERATION
t11
0
ns
CS falling edge to SCLK falling edge setup
t12
30
ns
Data valid to SCLK rising edge setup time
t13
25
ns
Data valid after SCLK rising edge hold time
t14
50
ns
SCLK high pulse width
t15
50
ns
SCLK low pulse width
t16
0
ns
CS rising edge after SCLK rising edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DVDD) and timed from a voltage level of
1.6 V. See Figure 2 and Figure 3.
2 These numbers are measured with the load circuit of Figure 4 and defined as the time required for the output to cross the VOL or VOH limits.
3 This specification is relevant only if CS goes low while SCLK is low.
4 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 4. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Specifications are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
TIMING DIAGRAMS
Figure 2. Read Cycle Timing Diagram
Figure 3. Write Cycle Timing Diagram
Figure 4. Load Circuit for Access Time and Bus Relinquish Time
DOUT
MSB
LSB
CS
t4
t5A
t5
t6
t7
t9
t8
SCLK
03742-0-002
DIN
MSB
LSB
SCLK
CS
t11
t14
t15
t16
t13
t12
03742-0-003
ISOURCE (200A AT DVDD = 5V
100
A AT DV
DD = 3V)
ISINK (800A AT DVDD = 5V
100
A AT DV
DD = 3V)
1.6V
TO OUTPUT
PIN
50pF
03742-0-004
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEV-HA1H330UP | CAP ALUM 33UF 50V 20% SMD |
| VE-B3B-EY | CONVERTER MOD DC/DC 95V 50W |
| EVAL-AD7738EBZ | BOARD EVAL FOR AD7738 |
| EVAL-AD7767-1EDZ | BOARD EVAL AD7767-1 64KSPS 111DB |
| EEV-HA1E470P | CAP ALUM 47UF 25V 20% SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7741/42EB | 制造商:Analog Devices 功能描述:Evaluation Board For Single And Multi-Channel Synchronous Voltage-To-Frequency Converters 制造商:Analog Devices 功能描述:EVALUATION BOARD IC - Bulk |
| EVAL-AD7741/42EBZ | 功能描述:BOARD EVAL FOR AD7741/7742 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD7741-42EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single and Multichannel, Synchronous Voltage-to-Frequency Converters |
| EVAL-AD7746EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit Capacitance-to-Digital Converter with Temperature Sensor |
| EVAL-AD7746EBZ | 功能描述:BOARD EVALUATION FOR AD7746 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 傳感器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。