- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17293 > EVAL-AD7747EBZ (Analog Devices Inc)BOARD EVAL FOR AD7747 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7747EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7747 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 傳感器類型： | 觸摸，電容式 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 5.25 V |
| 嵌入式： | 否 |
| 已供物品： | 板，纜線，CD |
| 已用 IC / 零件： | AD7747 |
| 產(chǎn)品目錄頁面： | 781 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD7747ARUZ-REEL7-ND - IC CONV CAP TO DIG 24BIT 16TSSOP AD7747ARUZ-REEL-ND - IC CONV CAP TO DIG 24BIT 16TSSOP AD7747ARUZ-ND - IC CONV 24BIT CAP-DGTL 16-TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7747
Rev. 0 | Page 23 of 28
CAPDIFF = 1
±8pF
CDC
CAPDAC(+)
17pF
CAPDAC(–)
17pF
05
46
9-
0
21
CY
17pF
SHLD
CIN(+)
CIN(–)
0x000000
TO
0xFFFFFF
DATA
CX
9 TO 25pF
(17pF ± 8pF)
Figure 32. Using CAPDAC in Differential Configuration
PARASITIC CAPACITANCE
The CDC architecture used in the AD7747 measures the
capacitance CX connected between the CIN pin and ground.
Most applications use the active shield to avoid external influ-
ences during the CDC. However, any parasitic capacitance, CP,
as shown in Figure 33, can affect the CDC result.
DATA
CDC
SHLD
CIN
CX
CP1
CP2
CP3
05
46
9-
0
41
Figure 33. Parasitic Capacitance
A parasitic capacitance, CP1, coupled in between CIN and
ground adds directly to the value of the capacitance CX and,
therefore, the CDC result is: DATA ≈ CX + CP1. An offset cali-
bration might be sufficient to compensate for a small parasitic
capacitance (CP1 ≤ 1pF). For a larger parasitic capacitance, the
CAPDAC can be used to compensate, followed by an offset
calibration to ensure the full range of ±8pF is available for
the system.
Other parasitic capacitances, such as CP2 between active shield
and ground as well as CP3 between the CIN pin and SHLD,
could influence the conversion result. However, the graphs in
the Typical Performance Characteristics section show that the
effect of parasitic capacitance of type CP2/CP3 below 250 pF is
by CP3.
PARASITIC RESISTANCE
DATA
CDC
SHLD
CIN
CX
RP1
RP3
RP2
05
64
9-
0
42
Figure 34. Parasitic Resistance on CIN
Parasitic resistances, as shown in Figure 34, cause leakage
currents, which affect the CDC result. The AD7747 CDC
measures the charge transfer between the CIN pin and ground.
Any resistance connected in parallel to the measured
capacitance, CX, such as the parasitic resistance, RP1, also
transfers charge. Therefore, the parallel resistor is seen as an
additional capacitance in the output data. A resistance in the
range of RP1 ≥ 10 MΩ causes an offset error in the CDC result.
An offset calibration can be used to compensate for the effect of
small leakage currents. A higher leakage current to ground,
RP1 ≤ 10 MΩ, results in a gain error, an offset error, and a
nonlinearity error. See Figure 10 in the Typical Performance
Characteristics section.
A parasitic resistance, R P2, between SHLD and ground, as well
as RP3 between the CIN pin and the active shield, as shown in
Figure 34, cause a leakage current, which affects the CDC result
and is seen as an offset in the data. An offset calibration can be
used to compensate for effect of the small leakage current
Characteristics section.
PARASITIC SERIAL RESISTANCE
DATA
CDC
SHLD
CIN
CX
RS
0
54
69
-04
3
Figure 35. Parasitic Serial Resistance
The AD7747 CDC result is affected by a resistance in series
with the measured capacitance. The serial resistance should be
less than 10 kΩ for the specified performance. See Figure 14 in
the Typical Performance Characteristics section.
CAPACITIVE GAIN CALIBRATION
The AD7747 gain is factory calibrated for the full scale of
±8.192 pF in the production for each part individually. The
factory gain coefficient is stored in a one-time programmable
(OTP) memory and is copied to the capacitive gain register at
power-up or after reset.
The gain can be changed by executing a capacitance gain calibra-
tion mode, for which an external full-scale capacitance needs
to be connected to the capacitance input, or by writing a user
value to the capacitive gain register. This change would be only
temporary, and the factory gain coefficient would be reloaded
back after power-up or reset. The part is tested and specified for
use only with the default factory calibration coefficient.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490723 | CABLE JUMPER 1.25MM .030M 5POS |
| ECC16DJCN-S1136 | CONN EDGECARD 32PS .100 PRESSFIT |
| RSC05DRTN | CONN EDGECARD 10POS DIP .100 SLD |
| GCM15DSXS | CONN EDGECARD 30POS DIP .156 SLD |
| RMC05DRTN | CONN EDGECARD 10POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7751EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Energy Metering IC With On-Chip Fault Detection |
| EVAL-AD7755EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Energy Metering IC with Pulse Output |
| EVAL-AD7760EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS)) |
| EVAL-AD7760EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR AD7760/AD7762/AD7763 USING EVAL-CED1Z 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD7760EDZ | 功能描述:BOARD EVAL CONTROL AD7760 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。