- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16440 > EVAL-ADAV803EBZ (Analog Devices Inc)BOARD EVALUATION FOR ADAV803 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAV803EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/60頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADAV803 |
| 標準包裝： | 1 |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | ADAV803 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADAV803ASTZ-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP ADAV803ASTZ-REEL-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADAV803
Rev. A | Page 23 of 60
04
75
6-
0
38
PLL1 MCLK
PLL2 MCLK
48kHz
32kHz
44.1kHz
256
384
REG 0x75
BITS[3:2]
REG 0x75
BIT 0
REG 0x77
BIT 0
REG 0x75
BIT 1
PLL1
PLLINT1
SYSCLK1
×2
FS1
÷2
REG 0x75
BIT 5
REG 0x75
BIT 4
REG 0x77
BITS[2:1]
REG 0x75
BITS[7:6]
REG 0x74
BIT 0
PLL2
PLLINT2
SYSCLK2
SYSCLK3
48kHz
32kHz
44.1kHz
256
384
×2
FS2
FS3
÷2
256
512
Figure 38. PLL Clocking Scheme
S/PDIF TRANSMITTER AND RECEIVER
The ADAV803 contains an integrated S/PDIF transmitter and
receiver. The transmitter consists of a single output pin,
DITOUT, on which the biphase encoded data appears. The
S/PDIF transmitter source can be selected from the different
blocks making up the ADAV803. Additionally, the clock source
for the S/PDIF transmitter can be selected from the various
clock sources available in the ADAV803.
The receiver uses two pins, DIRIN and DIR_LF. DIRIN accepts
the S/PDIF input data stream. The DIRIN pin can be configured
to accept a digital input level, as defined in the Specifications
section, or an input signal with a peak-to-peak level of 200 mV
minimum, as defined by the IEC 60958-3 specification. DIR_LF
is a loop filter pin, required by the internal PLL, which is used
to recover the clock from the S/PDIF data stream.
The components shown in Figure 42 form a loop filter, which
integrates the current pulses from a charge pump and produces
a voltage that is used to tune the VCO of the clock recovery
PLL. The recovered audio data and audio clock can be routed to
the different blocks of the ADAV803, as required. Figure 39
shows a conceptual diagram of the DIRIN block.
C*
047
56
-0
39
*EXTERNAL CAPACITOR IS ONLY REQUIRED
FOR VARIABLE LEVEL SPDIF INPUTS.
COMPARATOR
REG 0x7A
BIT 4
DIRIN
DC
LEVEL
SPDIF
RECEIVER
Figure 39. DIRIN Block
04
75
6-
0
40
DIT
INPUT
DIT
PLAYBACK
AUXILIARY IN
SRC
REG 0x63
BITS[2:0]
ADC
DIR
DITOUT
CHANNEL STATUS
AND USER BITS
Figure 40. Digital Output Transmitter Block Diagram
04
75
6-
0
41
DIR
DIRIN
AUDIO
DATA
RECOVERED
CLOCK
CHANNEL STATUS/
USER BITS
Figure 41. Digital Input Receiver Block Diagram
047
56-
04
2
DIR BLOCK
DIR_LF
3.3k
100nF
AVDD
6.8nF
Figure 42. DIR Loop Filter Components
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADAV801EBZ | BOARD EVALUATION FOR ADAV801 |
| H1WXH-2636M | IDC CABLE - HPL26H/AE26M/X |
| VE-211-EX | CONVERTER MOD DC/DC 12V 75W |
| EVAL-ADE5169EBZ-2 | BOARD EVALUATION FOR AD5169 |
| VE-J1M-EX | CONVERTER MINIMOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADCMP551BRQ | 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk |
| EVAL-ADCMP551BRQZ | 功能描述:BOARD EVALUATION ADCMP551BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP552BRQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators |
| EVAL-ADCMP552BRQZ | 功能描述:BOARD EVALUATION ADCMP552BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP553BRM | 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。