- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16440 > EVAL-ADAV803EBZ (Analog Devices Inc)BOARD EVALUATION FOR ADAV803 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAV803EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADAV803 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | ADAV803 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADAV803ASTZ-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP ADAV803ASTZ-REEL-ND - IC CODEC AUDIO R-DVD 3.3V 64LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADAV803
Rev. A | Page 35 of 60
Group Delay and Mute—Address 0001000 (0x08)
Table 29. Group Delay and Mute Register Bit Map
7
6
5
4
3
2
1
0
MUTE_SRC
GRPDLY6
GRPDLY5
GRPDLY4
GRPDLY3
GRPDLY2
GRPDLY1
GRPDLY0
Table 30. Group Delay and Mute Register Bit Descriptions
Bit Name
Description
MUTE_SRC
Soft-mutes the output of the sample rate converter.
0 = No mute.
1 = Soft mute.
GRPDLY[6:0]
Adds delay to the sample rate converter FIR filter by GRPDLY[6:0] input samples.
0000000 = No delay.
0000001 = 1 sample delay.
0000010 = 2 sample delay.
1111110 = 126 sample delay.
1111111 = 127 sample delay.
Receiver Configuration 1—Address 0001001 (0x09)
Table 31. Receiver Configuration 1 Register Bit Map
7
6
5
4
3
2
1
0
NOCLOCK
RxCLK1
RxCLK0
AUTO_DEEMPH
ERR1
ERR0
LOCK1
LOCK0
Table 32. Receiver Configuration 1 Register Bit Descriptions
Bit Name
Description
NOCLOCK
Selects the source of the receiver clock when the PLL is not locked.
0 = Recovered PLL clock is used.
1 = ICLK1 is used.
RxCLK[1:0]
Determines the oversampling ratio of the recovered receiver clock.
00 = RxCLK is a 128 × fS recovered clock.
01 = RxCLK is a 256 × fS recovered clock.
10 = RxCLK is a 512 × fS recovered clock.
11 = Reserved.
AUTO_DEEMPH
Automatically de-emphasizes the data from the receiver based on the channel status information.
0 = Automatic de-emphasis is disabled.
1 = Automatic de-emphasis is enabled.
ERR[1:0]
Defines what action the receiver should take, if the receiver detects a parity or biphase error.
00 = No action is taken.
01 = Last valid sample is held.
10 = Invalid sample is replaced with zeros.
11 = Reserved.
LOCK[1:0]
Defines what action the receiver should take, if the PLL loses lock.
00 = No action is taken.
01 = Last valid sample is held.
10 = Zeros are sent out after the last valid sample.
11 = Soft-mute of the last valid audio sample.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADAV801EBZ | BOARD EVALUATION FOR ADAV801 |
| H1WXH-2636M | IDC CABLE - HPL26H/AE26M/X |
| VE-211-EX | CONVERTER MOD DC/DC 12V 75W |
| EVAL-ADE5169EBZ-2 | BOARD EVALUATION FOR AD5169 |
| VE-J1M-EX | CONVERTER MINIMOD DC/DC 10V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADCMP551BRQ | 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk |
| EVAL-ADCMP551BRQZ | 功能描述:BOARD EVALUATION ADCMP551BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP552BRQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply, High Speed PECL/LVPECL Comparators |
| EVAL-ADCMP552BRQZ | 功能描述:BOARD EVALUATION ADCMP552BRQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP553BRM | 制造商:Analog Devices 功能描述:EVALUATION BOARD-HIGH SPEED COMPARATOR - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。