參數(shù)資料
型號(hào)： EVAL-ADN2850SDZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 24/28頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR ADN2850SDZ
標(biāo)準(zhǔn)包裝： 1
主要目的： 數(shù)字電位器
嵌入式： 否
已用 IC / 零件： ADN2850
主要屬性： 2 溝道，1024 位置
次要屬性： SPI 接口
已供物品： 板
Data Sheet
ADN2850
Rev. E | Page 5 of 28
INTERFACE TIMING AND EEMEM RELIABILITY CHARACTERISTICS—25 k, 250 k VERSIONS
Guaranteed by design and not subject to production test. See the Timing Diagrams section for the location of measured values. All input
control voltages are specified with tR = tF = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching characteristics are
measured using both VDD = 3 V and VDD = 5 V.
Table 2.
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
Clock Cycle Time (tCYC)
t1
20
ns
EE
AA
Setup Time
CS
t2
10
ns
CLK Shutdown Time to
AA
CSEE
AA
Rise
t3
1
tCYC
Input Clock Pulse Width
t4, t5
Clock level high or low
10
ns
Data Setup Time
t6
From positive CLK transition
5
ns
Data Hold Time
t7
From positive CLK transition
5
ns
AA
CSEE
AA
to SDO-SPI Line Acquire
t8
40
ns
AA
CSEE
AA
to SDO-SPI Line Release
t9
50
ns
CLK to SDO Propagation Delay
t10
RP = 2.2 k, CL < 20 pF
50
ns
CLK to SDO Data Hold Time
t11
RP = 2.2 k, CL < 20 pF
0
ns
AA
CSEE
AA
High Pulse Width
t12
10
ns
AA
CS
EE
AA
High to
AA
CSEE
AA
High3
t13
4
tCYC
RDY Rise to
AA
CSEE
AA
Fall
t14
0
ns
AA
CSEE
AA
Rise to RDY Fall Time
t15
0.15
0.3
ms
Store EEMEM Time
t16
Applies to instructions 0x2, 0x3
15
50
ms
Read EEMEM Time4
t16
Applies to instructions 0x8, 0x9, 0x10
7
30
s
AA
CSEE
AA
Rise to Clock Rise/Fall Setup
t17
10
ns
Preset Pulse Width (Asynchronous)
tPRW
50
ns
Preset Response Time to Wiper Setting6
tPRESP
AA
PREE
AA
pulsed low to refresh wiper positions
30
s
Power-On EEMEM Restore Time6
tEEMEM
30
s
FLASH/EE MEMORY RELIABILITY
Endurance
TA = 25°C
1
MCycles
100
kCycles
Data Retention
100
Years
1
Typicals represent average readings at 25°C and VDD = 5 V.
2
Propagation delay depends on the value of VDD, RPULL-UP, and CL.
3
Valid for commands that do not activate the RDY pin.
4
RDY pin low only for Instruction 2, Instruction 3, Instruction 8, Instruction 9, Instruction 10, and the PR hardware pulse: CMD_8 ~ 20 s; CMD_9, CMD_10 ~ 7 s;
CMD_2, CMD_3 ~ 15 ms, PR hardware pulse ~ 30 s.
5
Store EEMEM time depends on the temperature and EEMEM write cycles. Higher timing is expected at lower temperature and higher write cycles.
6
7
Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at 40°C, +25°C, and +85°C.
8
Retention lifetime equivalent at junction temperature (TJ) = 85°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV
derates with junction temperature in the Flash/EE memory.
相關(guān)PDF資料
PDF描述
V300B5E150BF2 CONVERTER MOD DC/DC 5V 150W
EBM28DRYN CONN EDGECARD 56POS DIP .156 SLD
1-830638-5 LGH-1L DBL MOLDED END LEAD
V300B48E150BL CONVERTER MOD DC/DC 48V 150W
GSM12DRSD CONN EDGECARD 24POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADN2870 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADN2871 制造商:Analog Devices 功能描述:EVAL KIT FOR 3.3V, 50 MBPS TO 4.25 GBPS,SGL-LOOP, LASER DIOD - Bulk
EVAL-ADN2890EB 制造商:Analog Devices 功能描述:EVALUATION BOARD IC. - Bulk
EVAL-ADN2891EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 3.3V, 3.2 GBPS, LIMITING AMP - Bulk
EVAL-ADN2891EBZ 制造商:Analog Devices 功能描述:HSN EVALUATION BOARD - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*