t12 t
參數(shù)資料
型號(hào): EVAL-ADN2850SDZ
廠商: Analog Devices Inc
文件頁數(shù): 25/28頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADN2850SDZ
標(biāo)準(zhǔn)包裝: 1
主要目的: 數(shù)字電位器
嵌入式:
已用 IC / 零件: ADN2850
主要屬性: 2 溝道,1024 位置
次要屬性: SPI 接口
已供物品:
ADN2850
Data Sheet
Rev. E | Page 6 of 28
Timing Diagrams
CPOL = 1
t12
t13
t3
t17
t9
t11
t5
t4
t2
t1
CLK
t8
B24*
B23 (MSB)
B0 (LSB)
B23 (MSB)
HIGH
OR LOW
HIGH
OR LOW
B23
B0
B0 (LSB)
RDY
CPHA = 1
t10
t7
t6
t14
t15
t16
*THE EXTRA BIT THAT IS NOT DEFINED IS NORMALLY THE LSB OF THE CHARACTER PREVIOUSLY TRANSMITTED.
THE CPOL = 1 MICROCONTROLLER COMMAND ALIGNS THE INCOMING DATA TO THE POSITIVE EDGE OF THE CLOCK.
SDO
SDI
CS
0
2
6
0
-0
0
2
Figure 2. CPHA = 1 Timing Diagram
t12
t13
t3
t17
t9
t11
t5
t4
t2
t1
CLK
CPOL = 0
t8
B23 (MSB OUT)
B0 (LSB)
SDO
B23 (MSB IN)
B23
B0
HIGH
OR LOW
HIGH
OR LOW
B0 (LSB)
SDI
RDY
CPHA = 0
t10
t7
t6
t14
t15
t16
*THE EXTRA BIT THAT IS NOT DEFINED IS NORMALLY THE MSB OF THE CHARACTER JUST RECEIVED.
THE CPOL = 0 MICROCONTROLLER COMMAND ALIGNS THE INCOMING DATA TO THE POSITIVE EDGE OF THE CLOCK.
*
CS
0
2
6
0
-0
0
3
Figure 3. CPHA = 0 Timing Diagram
相關(guān)PDF資料
PDF描述
V300B5E150BF2 CONVERTER MOD DC/DC 5V 150W
EBM28DRYN CONN EDGECARD 56POS DIP .156 SLD
1-830638-5 LGH-1L DBL MOLDED END LEAD
V300B48E150BL CONVERTER MOD DC/DC 48V 150W
GSM12DRSD CONN EDGECARD 24POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADN2870 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADN2871 制造商:Analog Devices 功能描述:EVAL KIT FOR 3.3V, 50 MBPS TO 4.25 GBPS,SGL-LOOP, LASER DIOD - Bulk
EVAL-ADN2890EB 制造商:Analog Devices 功能描述:EVALUATION BOARD IC. - Bulk
EVAL-ADN2891EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 3.3V, 3.2 GBPS, LIMITING AMP - Bulk
EVAL-ADN2891EBZ 制造商:Analog Devices 功能描述:HSN EVALUATION BOARD - Bulk