參數(shù)資料
型號(hào)： EVAL-ADUC834QSZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 10/80頁(yè)
文件大小： 0K
描述： KIT DEV QUICK START ADUC834
標(biāo)準(zhǔn)包裝： 1
系列： QuickStart™ 套件
類型： MCU
適用于相關(guān)產(chǎn)品： ADuC834
所含物品： 評(píng)估板，線纜，電源，軟件和文檔
REV. A
–18–
ADuC834
ADCMODE (ADC Mode Register)
Used to control the operational mode of both ADCs.
SFR Address
D1H
Power-On Default Value
00H
Bit Addressable
No
Table V. ADCMODE SFR Bit Designations
Bit
Name
Description
7
–––
Reserved for Future Use
6
–––
Reserved for Future Use
5
ADC0EN
Primary ADC Enable.
Set by the user to enable the primary ADC and place it in the mode selected in MD2–MD0 below.
Cleared by the user to place the primary ADC in power-down mode.
4
ADC1EN
Auxiliary ADC Enable.
Set by the user to enable the auxiliary ADC and place it in the mode selected in MD2–MD0 below.
Cleared by the user to place the auxiliary ADC in power-down mode.
3
–––
Reserved for Future Use
2
MD2
Primary and auxiliary ADC Mode bits.
1
MD1
These bits select the operational mode of the enabled ADC as follows:
0
MD0
MD2 MD1 MD0
0
00
ADC Power-Down Mode (Power-On Default)
0
01
Idle Mode. In Idle Mode, the ADC filter and modulator are held in a reset state
although the modulator clocks are still provided.
0
10
Single Conversion Mode. In Single Conversion Mode, a single conversion is
performed on the enabled ADC. On completion of the conversion, the ADC data
registers (ADC0H/M/L and/or ADC1H/L) are updated, the relevant flags in the
ADCSTAT SFR are written, and power-down is re-entered with the MD2–MD0
accordingly being written to 000.
0
11
Continuous Conversion. In Continuous Conversion Mode, the ADC data registers
are regularly updated at the selected update rate (see SF Register).
1
00
Internal Zero-Scale Calibration. Internal short automatically connected to the
enabled ADC input(s).
1
01
Internal Full-Scale Calibration Internal or External VREF (as determined by
XREF0 and XREF1 bits in ADC0/1CON) is automatically connected to the
enabled ADC input(s) for this calibration.
1
10
System Zero-Scale Calibration. User should connect system zero-scale input to
the enabled ADC input(s) as selected by CH1/CH0 and ACH1/ACH0 bits in
the ADC0/1CON Register.
1
11
System Full-Scale Calibration. User should connect system full-scale input to
the enabled ADC input(s) as selected by CH1/CH0 and ACH1/ACH0 bits in the
ADC0/1CON Register.
NOTES
1. Any change to the MD bits will immediately reset both ADCs. A write to the MD2–0 Bits with no change is also treated as a reset. (See exception to this in Note 3 below.)
2. If ADC0CON is written when ADC0EN = 1, or if ADC0EN is changed from 0 to 1, then both ADCs are also immediately reset. In other words, the primary ADC
is given priority over the auxiliary ADC and any change requested on the primary ADC is immediately responded to.
3. On the other hand, if ADC1CON is written or if ADC1EN is changed from 0 to 1, only the auxiliary ADC is reset. For example, if the primary ADC is continuously
converting when the auxiliary ADC change or enable occurs, the primary ADC continues undisturbed. Rather than allow the auxiliary ADC to operate with a phase
difference from the primary ADC, the auxiliary ADC will fall into step with the outputs of the primary ADC. The result is that the first conversion time for the
auxiliary ADC will be delayed up to three outputs while the auxiliary ADC update rate is synchronized to the primary ADC.
4. Once ADCMODE has been written with a calibration mode, the RDY0/1 bits (ADCSTAT) are immediately reset and the calibration commences. On completion,
the appropriate calibration registers are written, the relevant bits in ADCSTAT are written, and the MD2–0 bits are reset to 000 to indicate the ADC is back in
power-down mode.
5. Any calibration request of the auxiliary ADC while the temperature sensor is selected will fail to complete. Although the RDY1 bit will be set at the end of the
calibration cycle, no update of the calibration SFRs will take place and the ERR1 bit will be set.
6. Calibrations are performed at maximum SF (see SF SFR) value guaranteeing optimum calibration operation.
相關(guān)PDF資料
PDF描述
EVAL-ADUC847QSZ KIT DEV QUICK START FOR ADUC847
GBM24DTKT CONN EDGECARD 48POS DIP .156 SLD
EVAL-ADUC7026QSZ KIT DEV FOR ADUC7026/7027
GEM36DSXS CONN EDGECARD 72POS DIP .156 SLD
GBM18DSAI CONN EDGECARD 36POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC836QS 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM
EVAL-ADUC841QS 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC841QSP2 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC841QSPZ 功能描述:KIT DEV QUICK START ADUC841 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
EVAL-ADUC841QSPZ 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*