The main features of the MicroConverter I2C interface are: " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EVAL-ADUC834QSZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 42/80闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� KIT DEV QUICK START ADUC834
妯欐簴鍖呰锛� 1
绯诲垪锛� QuickStart™ 濂椾欢
椤炲瀷锛� MCU
閬╃敤浜庣浉闂滅敘鍝侊細 ADuC834
鎵€鍚墿鍝侊細 瑭曚及鏉�锛岀窔绾�锛岄浕婧愶紝杌熶欢鍜屾枃妾�
REV. A
ADuC834
鈥�47鈥�
The main features of the MicroConverter I2C interface are:
Only two bus lines are required; a serial data line (SDATA)
and a serial clock line (SCLOCK).
An I
2C master can communicate with multiple slave devices.
Because each slave device has a unique 7-bit address then
single master/slave relationships can exist at all times even in
a multislave environment (Figure 35).
On-chip filtering rejects <50 ns spikes on the SDATA and
the SCLOCK lines to preserve data integrity.
DVDD
I2C
MASTER
I2C
SLAVE #1
I2C
SLAVE #2
Figure 35. Typical I2C System
Software Master Mode
The ADuC834 can be used as a I
2C master device by configuring
the I
2C peripheral in master mode and writing software to output
the data bit by bit, which is referred to as a software master. Master
mode is enabled by setting the I2CM bit in the I2CCON register.
To transmit data on the SDATA line, MDE must be set to enable
the output driver on the SDATA pin. If MDE is set then the
SDATA pin will be pulled high or low depending on whether the
MDO bit is set or cleared. MCO controls the SCLOCK pin and
is always configured as an output in Master mode. In Master
mode, the SCLOCK pin will be pulled high or low depending
on the whether MCO is set or cleared.
To receive data, MDE must be cleared to disable the output
driver on SDATA. Software must provide the clocks by toggling
the MCO bit and read SDATA pin via the MDI bit. If MDE is
cleared, MDI can be used to read the SDATA pin. The value of
the SDATA pin is latched into MDI on a rising edge of SCLOCK.
MDI is set if the SDATA pin was high on the last rising edge of
SCLOCK. MDI is clear if the SDATA pin was low on the last
rising edge of SCLOCK.
Software must control MDO, MCO, and MDE appropriately to
generate the START condition, slave address, acknowledge bits,
data bytes, and STOP conditions appropriately. These functions
are provided in Application Note uC001.
Hardware Slave Mode
After reset, the ADuC834 defaults to hardware slave mode. The
I
2C interface is enabled by clearing the SPE bit in SPICON.
Slave mode is enabled by clearing the I2CM bit in I2CCON.
The ADuC834 has a full hardware slave. In slave mode, the I
2C
address is stored in the I2CADD register. Data received or to be
transmitted is stored in the I2CDAT register.
Once enabled in I2C slave mode, the slave controller waits for a
START condition. If the ADuC834 detects a valid start condition,
followed by a valid address, and by the R/
W bit, the I2CI inter-
rupt bit will get automatically set by hardware.
The I2C peripheral will only generate a core interrupt if the user
has preconfigured the I2C interrupt enable bit in the IEIP2 SFR
as well as the global interrupt bit EA in the IE SFR, i.e.,
; Enabling I2C Interrupts for the ADuC834
MOV
IEIP2,#01h
; enable I2C interrupt
SETB EA
On the ADuC834 an auto clear of the I2CI bit is implemented
so this bit is cleared automatically on a read or write access to
the I2CDAT SFR.
MOV
I2CDAT, A
; I2CI auto-cleared MOV
A, I2CDAT
; I2CI auto-cleared
If for any reason the user tries to clear the interrupt more than
once, i.e., access the data SFR more than once per interrupt,
then the I2C controller will halt. The interface will then have to
be reset using the I2CRS bit.
The user can choose to poll the I2CI bit or enable the interrupt.
In the case of the interrupt, the PC counter will vector to 003BH
at the end of each complete byte. For the first byte when the
user gets to the I2CI ISR, the 7-bit address and the R/
W bit will
appear in the I2CDAT SFR.
The I2CTX bit contains the R/
W bit sent from the master. If
I2CTX is set then the master would like to receive a byte. Hence
the slave will transmit data by writing to the I2CDAT register.
If I2CTX is cleared, the master would like to transmit a byte.
Hence the slave will receive a serial byte. The software can
interrogate the state of I2CTX to determine whether it should
write to or read from I2CDAT.
Once the ADuC834 has received a valid address, hardware will
hold SCLOCK low until the I2CI bit is cleared by the software.
This allows the master to wait for the slave to be ready before
transmitting the clocks for the next byte.
The I2CI interrupt bit will be set every time a complete data
byte is received or transmitted provided it is followed by a valid
ACK. If the byte is followed by a NACK, an interrupt is NOT
generated. The ADuC834 will continue to issue interrupts for
each complete data byte transferred until a STOP condition is
received or the interface is reset.
When a STOP condition is received, the interface will reset to a
state where it is waiting to be addressed (idle). Similarly, if the
interface receives a NACK at the end of a sequence, it also
returns to the default idle state. The I2CRS bit can be used to
reset the I
2C interface. This bit can be used to force the inter-
face back to the default idle state.
It should be noted that there is no way (in hardware) to distin-
guish between an interrupt generated by a received START +
valid address and an interrupt generated by a received data byte.
User software must be used to distinguish between these interrupts.
鐩搁棞PDF璩囨枡
PDF鎻忚堪
EVAL-ADUC847QSZ KIT DEV QUICK START FOR ADUC847
GBM24DTKT CONN EDGECARD 48POS DIP .156 SLD
EVAL-ADUC7026QSZ KIT DEV FOR ADUC7026/7027
GEM36DSXS CONN EDGECARD 72POS DIP .156 SLD
GBM18DSAI CONN EDGECARD 36POS R/A .156 SLD
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
EVAL-ADUC836QS 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:KIT- ADUC836 DEV SYSTEM
EVAL-ADUC841QS 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC841QSP2 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
EVAL-ADUC841QSPZ 鍔熻兘鎻忚堪:KIT DEV QUICK START ADUC841 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 閫氱敤宓屽叆寮忛枊鐧�(f膩)鏉垮拰濂椾欢锛圡CU銆丏SP銆丗PGA銆丆PLD绛夛級 绯诲垪:QuickStart™ PLUS 濂椾欢 妯欐簴鍖呰:1 绯诲垪:PICDEM™ 椤炲瀷:MCU 閬╃敤浜庣浉闂滅敘鍝�:PIC10F206锛孭IC16F690锛孭IC16F819 鎵€鍚墿鍝�:鏉�锛岀窔绾�锛屽厓浠�锛孋D锛孭ICkit 绶ㄧ▼鍣� 鐢㈠搧鐩寗闋侀潰:659 (CN2011-ZH PDF)
EVAL-ADUC841QSPZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Silicon Manufacturer:Analog Devices C