- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17112 > EVAL-ADUC834QSZ (Analog Devices Inc)KIT DEV QUICK START ADUC834 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADUC834QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 3/80頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV QUICK START ADUC834 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC834 |
| 所含物品： | 評(píng)估板，線纜，電源，軟件和文檔 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
REV. A
ADuC834
–11–
PIN FUNCTION DESCRIPTIONS (continued)
Pin No.
52-Lead 56-Lead
MQFP
CSP
Mnemonic
Type
* Description
3–4,
2–3,
P1.2–P1.7
I
Port 1.2 to Port 1.7 have no digital output driver; they can function as a digital
9–12
11–14
input for which ‘0’ must be written to the port bit. As a digital input, these pins
must be driven high or low externally.
These pins also have the following analog functionality:
P1.2/DAC/IEXC1 I/O
The voltage output from the DAC or one or both current sources (200 A or
2
200 A) can be configured to appear at this pin.
P1.3/AIN5/IEXC2 I/O
Auxiliary ADC Input or one or both current sources can be configured at this pin.
P1.4/AIN1
I
Primary ADC, Positive Analog Input
P1.5/AIN2
I
Primary ADC, Negative Analog Input
P1.6/AIN3
I
Auxiliary ADC Input or Muxed Primary ADC, Positive Analog Input
P1.7/AIN4/DAC
I/O
Auxiliary ADC Input or Muxed Primary ADC, Negative Analog Input. The voltage
output from the DAC can also be configured to appear at this pin.
5
4, 5
AVDD
SAnalog Supply Voltage, 3 V or 5 V
6
6, 7, 8
AGND
S
Analog Ground. Ground reference pin for the analog circuitry.
79
REFIN(–)
I
Reference Input, Negative Terminal
810
REFIN(+)
I
Reference Input, Positive Terminal
13
15
SS
I
Slave Select Input for the SPI Interface. A weak pull-up is present on this pin.
14
16
MISO
I/O
Master Input/Slave Output for the SPI Interface. There is a weak pull-up on this
input pin.
15
17
RESET
I
Reset Input. A high level on this pin for 16 core clock cycles while the oscillator is
running resets the device. There is an internal weak pull-down and a Schmitt
trigger input stage on this pin.
16–19,
18–21,
P3.0–P3.7
I/O
Bidirectional port pins with internal pull-up resistors. Port 3 pins that have 1s written
22–25
24–27
to them are pulled high by the internal pull-up resistors, and in that state can be used
as inputs. As inputs, Port 3 pins being pulled externally low will source current
because of the internal pull-up resistors. When driving a 0-to-1 output transition,
a strong pull-up is active for two core clock periods of the instruction cycle.
Port 3 pins also have various secondary functions including:
P3.0/RXD
I/O
Receiver Data for UART Serial Port
P3.1/TXD
I/O
Transmitter Data for UART Serial Port
P3.2/
INT0
I/O
External Interrupt 0. This pin can also be used as a gate control input to Timer 0.
P3.3/
INT1
I/O
External Interrupt 1. This pin can also be used as a gate control input to Timer 1.
P3.4/T0/
I/O
Timer/Counter 0 External Input. If the PWM is enabled, an external clock may be
PWMCLK
input at this pin.
P3.5/T1
I/O
Timer/Counter 1 External Input
P3.6/
WR
I/O
External Data Memory Write Strobe. Latches the data byte from Port 0 into an
external data memory.
P3.7/
RD
I/O
External Data Memory Read Strobe. Enables the data from an external data
memory to Port 0.
20, 34, 48 22, 36, 51 DVDD
SDigital Supply, 3 V or 5 V.
21, 35,
23, 37,
DGND
S
Digital Ground. Ground reference point for the digital circuitry.
47
38, 50
26
SCLOCK
I/O
Serial Interface Clock for Either the I
2C or SPI Interface. As an input, this pin is a
Schmitt-triggered input and a weak internal pull-up is present on this pin unless
it is outputting logic low. This pin can also be directly controlled in software as a
digital output pin.
27
MOSI/SDATA
I/O
Serial Data I/O for the I
2C Interface or Master Output/Slave Input for the SPI
Interface. A weak internal pull-up is present on this pin unless it is outputting logic
low. This pin can also be directly controlled in software as a digital output pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADUC847QSZ | KIT DEV QUICK START FOR ADUC847 |
| GBM24DTKT | CONN EDGECARD 48POS DIP .156 SLD |
| EVAL-ADUC7026QSZ | KIT DEV FOR ADUC7026/7027 |
| GEM36DSXS | CONN EDGECARD 72POS DIP .156 SLD |
| GBM18DSAI | CONN EDGECARD 36POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC836QS | 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM |
| EVAL-ADUC841QS | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSP2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSPZ | 功能描述:KIT DEV QUICK START ADUC841 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF) |
| EVAL-ADUC841QSPZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。