參數(shù)資料
型號(hào): EX256-PTQ100I
廠商: Microsemi SoC
文件頁數(shù): 30/48頁
文件大?。?/td> 0K
描述: IC FPGA ANTIFUSE 12K 100-TQFP
標(biāo)準(zhǔn)包裝: 90
系列: EX
邏輯元件/單元數(shù): 512
輸入/輸出數(shù): 81
門數(shù): 12000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-TQFP(14x14)
TMS
Test Mode Select
The TMS pin controls the use of the IEEE 1149.1 Boundary scan pins (TCK, TDI, TDO, TRST). In flexible
mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to
Table 1-4 on page 1-10). Once the boundary scan pins are in test mode, they will remain in that mode
until the internal boundary scan state machine reaches the “l(fā)ogic reset” state. At this point, the boundary
scan pins will be released and will function as regular I/O pins. The “l(fā)ogic reset” state is reached five TCK
cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE
1149.1 specifications.
TRST, I/O
Boundary Scan Reset Pin
Once it is configured as the JTAG Reset pin, the TRST pin functions as an active-low input to
asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal
pull-up resistor. This pin functions as an I/O when the Reserve JTAG Reset Pin is not selected in the
Designer software.
VCCI
Supply Voltage
Supply voltage for I/Os.
VCCA
Supply Voltage
Supply voltage for Array.
相關(guān)PDF資料
PDF描述
A40MX02-3PLG68I IC FPGA MX SGL CHIP 3K 68-PLCC
A40MX02-3PL68I IC FPGA MX SGL CHIP 3K 68-PLCC
M1A3P400-1FGG256I IC FPGA 1KB FLASH 400K 256-FBGA
A3P400-1FGG256I IC FPGA 1KB FLASH 400K 256-FBGA
M1A3P400-1FG256I IC FPGA 1KB FLASH 400K 256-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EX256-PTQ100PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ128I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ128PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ180 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs