3-2 Revision 10 v4.0 (continued) The "Flexible Mode" section was updated. 1-10 Table 1-5 Boundary-Scan Pin Configu" />
參數(shù)資料
型號(hào): EX256-PTQ100I
廠商: Microsemi SoC
文件頁(yè)數(shù): 39/48頁(yè)
文件大小: 0K
描述: IC FPGA ANTIFUSE 12K 100-TQFP
標(biāo)準(zhǔn)包裝: 90
系列: EX
邏輯元件/單元數(shù): 512
輸入/輸出數(shù): 81
門數(shù): 12000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-TQFP(14x14)
Datasheet Information
3-2
Revision 10
v4.0
(continued)
The "Flexible Mode" section was updated.
The "TRST Pin" section was updated.
The "Programming" section was updated.
All VSV pins were changed to VCCA. The change affected the following pins:
64-Pin TQFP –
Pin 36
100-Pin TQFP –
Pin 57
49-Pin CSP –
Pin D5
128-Pin CSP–
Pin H11 and Pin J1 for eX256
180-Pin CSP –
Pins J12 and K2
v3.0
The "eX Timing Model" section has been updated.
v2.0.1
The I/O Features table, Table 1-2 on page 1-6, was updated.
The table in the section, "Package Thermal Characteristics" section has been updated
for the 49-Pin CSP.
The "eX Timing Model" section has been updated.
The timing numbers found in, "eX Family Timing Characteristics" section have been
updated.
The VSV pin has been added to the "Pin Description" section.
Please see the following pin tables for the VSV pin and an important footnote including
the pin: "TQ64", "TQ100", "128-Pin CSP", and "180-Pin CSP".
2-6, 2-11
The figure, "TQ64" section has been updated.
Revision
Changes
Page
相關(guān)PDF資料
PDF描述
A40MX02-3PLG68I IC FPGA MX SGL CHIP 3K 68-PLCC
A40MX02-3PL68I IC FPGA MX SGL CHIP 3K 68-PLCC
M1A3P400-1FGG256I IC FPGA 1KB FLASH 400K 256-FBGA
A3P400-1FGG256I IC FPGA 1KB FLASH 400K 256-FBGA
M1A3P400-1FG256I IC FPGA 1KB FLASH 400K 256-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EX256-PTQ100PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ128I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ128PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX256-PTQ180 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs