- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382968 > FS451AC (Electronic Theatre Controls, Inc.) i-Net TV Interface Video Processor PDF資料下載
參數(shù)資料
| 型號： | FS451AC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | i-Net TV Interface Video Processor |
| 中文描述： | 一至網(wǎng)絡電視接口視頻處理器 |
| 文件頁數(shù)： | 34/60頁 |
| 文件大?。?/td> | 266K |
| 代理商： | FS451AC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
FS450, FS451
PRELIMINARY PRODUCT DESCRIPTION
JUNE, 2000, VERSION 1.2
34
COPYRIGHT
ó
1999, 2000 FOCUS ENHANCEMENTS, INC.
PRELIMINARY INFORMATION
6.2.14 MISC - Miscellaneous Bits 34, 35 Register
Miscellaneous Bits Register (34)
7
6
5
4
3
2
1
0
0
0
NCO_LOAD
1
NCO_LOAD
0
0
0
0
0
Miscellaneous Bits Register (35)
7
6
5
4
3
2
1
0
GTLIO_PD
0
0
0
0
0
VGACKDIV
0
Reg
Bit#
Bit Name
Description
34
5,4
NCO_LOAD
1-0
NCO Load Control Bits.
The PLL M and N dividers and the
NCO Numerator (NCON) and denominator (NCOD) share the
same address (separate memory). The NCO Load Control bits
determine which registers are loaded when the NCON and
NCOD registers are written (see table below). M uses the lower
11 bits of NCON, and N uses the lower 11 bits of NCOD.
35
1
VGACKDIV
VGA Clock Divide.
Setting this bit divides the internal clock by
2 when the VGA input is in decimation (for XGA) mode.
35
7
GTLIO_PD
GTL I/O Power Down.
Setting this bit puts all the GTL pins
into power down mode.
Notes:
NCO_LOAD
0
1
2
Meaning
Load NCO Numerator and Denominator only.
Load M and N PLL Dividers only.
Load NCO Numerator and Denominator and
set M=512, N=128.
Load M and N PLL Dividers and set NCO
Numerator and Denominator both to 50.
3
Table 5: NCO_LOAD Control Bits
1) M is loaded with the desired value -2
2) N is loaded with the desired value -1
3) Using the 24 bit NCON and NCOD yields a very fine frequency resolution of 1.5 Hz but dithers the clock.
The speed of the clock dither is sufficiently limited by the narrowband (around 5 kHz) PLL to prevent any
problem with data transfers to the FS450. In fact, it provides an advantage for passing EMI certification
and behaves much like off the shelf dithered clocks designed specifically for that purpose.
4) Using the 11 bit M/N ratio gives a frequency resolution of 13 kHz, but it has no dithering. This is ideal for
dual VGA monitor and TV applications. Dithering the clock to a VGA controller makes the lines wiggle on
the connected VGA monitor, making it difficult to read. This however limits the scaling possibilities, and
close attention has to be paid to the factors of the VGA/TV pixels and lines so that they cancel down to 11
bit M and N numbers.
5) Both M/N and Numerator/Denominator can be used together, to generate a compromise performance.
相關PDF資料 |
PDF描述 |
|---|---|
| FS6011-02 | DIGITAL AUDIO/VIDEO CLOCK GENERATOR IC |
| FS6118 | CLOCK GENERATOR IC |
| FS6118-01 | CLOCK GENERATOR IC |
| FS612509-01 | 1:9 ZERO DELAY CLOCK BUFFER IC |
| FS612509-02 | 1:9 ZERO DELAY CLOCK BUFFER IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FS4575-6-99 | 制造商:Schaffner 功能描述:IEC inline filtered cord set,6A 250Vac |
| FS4726-20-06-1 | 制造商:Schaffner 功能描述: |
| FS4744-20-07-2 | 制造商:Schaffner 功能描述: 制造商:SCHAFFNER EMC 功能描述: |
| FS48-023 | 功能描述:電源變壓器 48V CT 1.1VA XFMR DUAL PRIMARY 8 PIN RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| FS48-023-B | 制造商:Triad Magnetics 功能描述:Transformer, power, 115/230V, 6 pin, 1.1VA, 48VCT@.023A, 24V@.46A |
發(fā)布緊急采購，3分鐘左右您將得到回復。