
18
FS6370-01
EEPROM Programmable 3-PLL Clock Generator IC
Table 16: AC Timing Specifications, continued
Unless otherwise stated, V
DD
= 5.0V ± 10%, no load on any output, and ambient temperature range T
A
= 0°C to 70°C. Parameters denoted with an asterisk ( * ) represent nominal characterization
data and are not currently production tested to any specific limits. MIN and MAX characterization data are
±
3
σ
from typical.
PARAMETER
SYMBOL
CONDITIONS/DESCRIPTION
CLOCK
(MHz)
MIN.
TYP.
MAX.
UNITS
Clock Outputs (PLL B clock via CLK_B pin)
Duty Cycle *
Ratio of pulse width (as measured from rising edge to
next falling edge at 2.5V) to one clock period
100
45
55
%
On rising edges 500
μ
s apart at 2.5V relative to an ideal
clock, C
=15pF, f
=14.318MHz, N
F
=220, N
R
=63,
N
Px
=50, No other PLLs active
100
45
Jitter, Long Term (
σ
y
(
τ
)) *
t
j(LT)
On rising edges 500
μ
s apart at 2.5V relative to an ideal
clock, C
=15pF, f
=14.318MHz, N
=220, N
=63,
N
=50, all other PLLs active (A=50MHz, C=40MHz,
D=14.318MHz)
60
75
ps
From rising edge to the next rising edge at 2.5V,
C
=15pF, f
=14.318MHz, N
F
=220, N
R
=63, N
Px
=50,
No other PLLs active
100
120
Jitter, Period (peak-peak) *
t
j(
P)
From rising edge to the next rising edge at 2.5V,
C
=15pF, f
=14.318MHz, N
=220, N
=63, N
=50, all
other PLLs active (A=50MHz, C=40MHz, D=14.318MHz)
60
400
ps
Clock Outputs (PLL_C clock via CLK_C pin)
Duty Cycle *
Ratio of pulse width (as measured from rising edge to
next falling edge at 2.5V) to one clock period
100
45
55
%
On rising edges 500
μ
s apart at 2.5V relative to an ideal
clock, C
=15pF, f
=14.318MHz, N
F
=220, N
R
=63,
N
Px
=50, No other PLLs active
100
45
Jitter, Long Term (
σ
y
(
τ
)) *
t
j(LT)
On rising edges 500
μ
s apart at 2.5V relative to an ideal
clock, C
L
=15pF, f
XIN
=14.318MHz, N
F
=220, N
R
=63,
N
=50, all other PLLs active (A=50MHz, B=60MHz,
D=14.318MHz)
40
105
ps
From rising edge to the next rising edge at 2.5V,
C
L
=15pF, f
XIN
=14.318MHz, N
F
=220, N
R
=63, N
Px
=50,
No other PLLs active
100
120
Jitter, Period (peak-peak) *
t
j(
P)
From rising edge to the next rising edge at 2.5V,
C
=15pF, f
=14.318MHz, N
=220, N
=63, N
=50, all
other PLLs active (A=50MHz, B=60MHz, D=14.318MHz)
40
440
ps
Clock Outputs (Crystal Oscillator via CLK_D pin)
Duty Cycle *
Ratio of pulse width (as measured from rising edge to
next falling edge at 2.5V) to one clock period
14.318
45
55
%
On rising edges 500
μ
s apart at 2.5V relative to an ideal
clock, C
L
=15pF, f
XIN
=14.318MHz, No other PLLs active
14.318
20
Jitter, Long Term (
σ
y
(
τ
)) *
t
j(LT)
From rising edge to the next rising edge at 2.5V,
C
=15pF, f
=14.318MHz, all other PLLs active
(A=50MHz, B=60MHz, C=40MHz)
14.318
40
ps
From rising edge to the next rising edge at 2.5V,
C
L
=15pF, f
XIN
=14.318MHz, No other PLLs active
14.318
90
Jitter, Period (peak-peak) *
t
j(
P)
From rising edge to the next rising edge at 2.5V,
C
=15pF, f
=14.318MHz, all other PLLs active
(A=50MHz, B=60MHz, C=40MHz)
14.318
450
ps