- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382968 > FS6370-01 (Electronic Theatre Controls, Inc.) EEPROM Programmable 3-PLL Clock Generator IC PDF資料下載
參數(shù)資料
| 型號： | FS6370-01 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | EEPROM Programmable 3-PLL Clock Generator IC |
| 中文描述： | EEPROM的可編程3 - PLL時鐘發(fā)生器芯片 |
| 文件頁數(shù)： | 5/25頁 |
| 文件大小： | 1415K |
| 代理商： | FS6370-01 |
5
FS6370-01
EEPROM Programmable 3-PLL Clock Generator IC
5.0 Run Mode
If the MODE pin is set to a logic-high, the device enters
the Run Mode. The high state is latched (see MODE Pin).
The FS6370 then copies the stored EEPROM data into
its control registers and begins normal operation based
on that data when the self-load is complete.
The self-load process takes about 89,000 clocks of the
crystal oscillator. During the self-load time, all clock out-
puts are held low. At a reference frequency of 27MHz,
the self-load takes about 3.3ms to complete.
If the EEPROM is empty (all zeros), the crystal reference
frequency provides the clock for all four outputs.
No external programming access to the FS6370 is possi-
ble in Run Mode. The dual-function PD/SCL and OE/SDA
pins become a power-down (PD) and output enable (OE)
control, respectively.
5.1
A logic-high on the PD/SCL pin powers down only those
portions of the FS6370 which have their respective
power-down control bits enabled. Note that the PD/SCL
pin has an internal pull-up.
When a Post Divider is powered down, the associated
output driver is forced low. When all PLLs and Post Di-
viders are powered down the crystal oscillator is also
powered down. The XIN pin is forced low, and the XOUT
pin is pulled high.
A logic-low on the OE/SDA pin tristates all output clocks.
Note that this pin has an internal pull-up.
Power-Down and Output Enable
6.0 Program Mode
If the MODE pin is logic-low, the device enters the Pro-
gram Mode. All internal registers are cleared to zero, de-
livering the crystal frequency to all outputs. The device
allows programming of either the internal 128-bit
EEPROM or the on-chip control registers via I
2
C control
over the PD/SCL and OE/SDA pins. The EEPROM and
the FS6370 act as two separate parallel devices on the
same on-chip I
2
C-bus. Choosing either the EEPROM or
the device control registers is done via the I
2
C device
address.
The dual-function PD/SCL and OE/SDA pins become the
serial data I/O (SDA) and serial clock input (SCL) for
normal I
C communications. Note that power-down and
output enable control via the PD/SCL and OE/SDA pins
is not available.
6.1
Data must be loaded into the EEPROM in a most-
significant-bit (MSB) to least-significant-bit (LSB) order.
The register map of the EEPROM is noted in Table 3.
The device address of the EEPROM is:
EEPROM Programming
A6
A5
A4
A3
A2
A1
A0
1
0
1
0
X
X
X
6.1.1
The EEPROM can
only
be written to with the Random
Register Write Procedure (see Page 8). The procedure
consists of the device address, the register address, a
R/W bit, and one byte of data.
Following the STOP condition, the EEPROM initiates its
internally timed 4ms write cycle, and commits the data
byte to memory. No acknowledge signals are generated
during the EEPROM internal write cycle.
If a stop bit is transmitted before the entire write com-
mand sequence is complete, then the command is
aborted and no data is written to memory.
If more than eight bits are transmitted before the stop bit
is sent, then the EEPROM will clear the previously loaded
data byte and will begin loading the data buffer again.
Write Operation
6.1.2
The EEPROM does not acknowledge while it internally
commits data to memory. This feature can be used to
increase data throughput by determining when the inter-
nal write cycle is complete.
The process is to initiate the Random Register Write Pro-
cedure with a START condition, the EEPROM device
address, and the write command bit (R/W=0). If the
EEPROM has completed its internal 4ms write cycle, the
EEPROM will acknowledge on the next clock, and the
write command can continue.
If the EEPROM has not completed the internal 4ms write
cycle, the Random Register Write Procedure must be
restarted by sending the START condition, device ad-
dress, and R/W bit. This sequence must be repeated until
the EEPROM acknowledges.
Acknowledge Polling
6.1.3
The EEPROM supports both the Random Register Read
Procedure and the Sequential Register Read Procedure
(both are outlined on Page 8).
Read Operation
相關PDF資料 |
PDF描述 |
|---|---|
| FS7-4 | Flow Switches - Liquid |
| FS7-4D | Flow Switches - Liquid |
| FS7-4DF | Flow Switches - Liquid |
| FS7-4DS | Flow Switches - Liquid |
| FS7-4F | Flow Switches - Liquid |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FS6370-01G-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 EE PROG 3-PLL CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6370-01G-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 EE PROG 3-PLL CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6377 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable 3-PLL Clock Generator IC |
| FS6377-01 | 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC |
| FS6377-01G | 制造商:AMI 制造商全稱:AMI 功能描述:Programmable 3-PLL Clock Generator IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。