- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223865 > GS81302TT07GE-333I (GSI TECHNOLOGY) 16M X 8 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS81302TT07GE-333I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 16M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165 |
| 文件頁數(shù)： | 16/31頁 |
| 文件大?。?/td> | 1198K |
| 代理商： | GS81302TT07GE-333I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
GS81302TT07/10/19/37E-450/400/350/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 5/2011
23/31
2011, GSI Technology
Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in
Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z,
SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.
Instruction Register
ID Code Register
Boundary Scan Register
0
1
2
0
31 30 29
1
2
0
Bypass Register
TDI
TDO
TMS
TCK
Test Access Port (TAP) Controller
108
1
0
Control Signals
JTAG TAP Block Diagram
Identification (ID) Register
The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in
Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM.
It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the
controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.
ID Register Contents
See BSDL Model
GSI Technology
JEDEC Vendor
ID Code
Presence
Register
Bit # 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
0
X
0
0 0 1 1 0 1 1 0 0 1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS816036AGT-250I | 512K X 36 CACHE SRAM, 5.5 ns, PQFP100 |
| GS8160E36GT-250 | 512K X 36 CACHE SRAM, 5.5 ns, PQFP100 |
| GS816118AGT-200IT | 1M X 18 CACHE SRAM, 6.5 ns, PQFP100 |
| GS8161E18GT-166I | 1M X 18 CACHE SRAM, 7 ns, PQFP100 |
| GS8162V18AGB-350I | 1M X 18 CACHE SRAM, 4.5 ns, PBGA119 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS815018AB | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM |
| GS815018AB-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 2NS 119FPBGA - Trays |
| GS815018AB-250I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 2NS 119FPBGA - Trays |
| GS815018AB-300 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 1.6NS 119FPBGA - Trays |
| GS815018AB-300I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 1.6NS 119FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。