- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296050 > GT25C32-2UDLI-TR (GIANTEC SEMICONDUCTOR INC) 4K X 8 SPI BUS SERIAL EEPROM, DSO8 PDF資料下載
參數(shù)資料
| 型號： | GT25C32-2UDLI-TR |
| 廠商： | GIANTEC SEMICONDUCTOR INC |
| 元件分類： | PROM |
| 英文描述： | 4K X 8 SPI BUS SERIAL EEPROM, DSO8 |
| 封裝： | 2 X 3 MM, GREEN, MO-229, DFN-8 |
| 文件頁數(shù)： | 13/18頁 |
| 文件大?。?/td> | 781K |
| 代理商： | GT25C32-2UDLI-TR |
4
Integrated Silicon Solution, Inc. — www.issi.com
Advanced Information Rev. 00C
07/16/09
IS25C32B
STATUS REgISTER
Table 1. Status Register Format
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit1 Bit 0
WPEN X
X
BP1 BP0 WEN RDY
The status register contains 8-bits for write protection
control and write status. (See Table 1). It is the only
region of memory other than the main array that is ac-
cessible by the user.
The Status Register is Read-Only if either: a) Hardware
Write Protection is enabled or b) WEN is set to 0. If
neither is true, it can be modified by a valid instruction.
Ready (RDY), Bit 0: When RDY = 1, it indicates that
the device is busy with a write cycle. RDY = 0 indicates
that the device is ready for an instruction. If RDY = 1,
the only command that will be handled by the device is
Read Status Register.
Don’t Care, Bits 4-6: Each of these bits can receive ei-
ther 0 or 1, but values will not be retained. When these
bits are read from the register, they are always 0.
Write Protect Enable (WPEN), Bit 7: This bit can be
used in conjunction with WP pin to enable Hardware
Write Protection, which causes the Status Register to
be read-only. The memory array is not protected by this
mode. Hardware Write Protection requires that WP = 0
and WPEN = 1; it is disabled otherwise. Note: WPEN
cannot be changed from 1 to 0 if the WP pin is already
set to Low. (See Table 4 for data protection relation-
ship)
Notes:
1. X = Don't care bit.
2. During internal write cycles, bits 0 to 7 are temporarily 1's.
Block Protect (BP1, BP0), Bits 2-3: Together, these
bits represent one of four block protection configura-
tions implemented for the memory array. (See Table 2
for details.)
BP0 and BP1 are non-volatile cells similar to regular
array cells, and factory programmed to 0. The block
of memory defined by these bits is always protected,
regardless of the setting of WPEN, WP , or WEN.
Table 2. Block Protection
Status
Register
Bits
Array Addresses Protected
Level
BP1 BP0
IS25C32B
0
None
1(1/4)
0
1
0C00h
-0FFFh
2(1/2)
1
0
0800h
-0FFFh
3(All)
1
0000h
-0FFFh
Write Enable (WEN), Bit 1: This bit represents the
status of device write protection. If WEN = 0, the Status
Register and the entire array is protected from modifi-
cation, regardless of the setting of WPEN, WP pin, or
block protection. The only way to set WEN to 1 is via
the Write Enable command (WREN). WEN is reset to 0
upon power-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT3020/L2C-B45562C4CB2/2T | SINGLE COLOR LED, COOL WHITE, 2.7 mm |
| GTXO-72T/FCK19.20MHZ | TCXO, CLIPPED SINE OUTPUT, 19.2 MHz |
| GTXO-72T/FCL19.80MHZ | TCXO, CLIPPED SINE OUTPUT, 19.8 MHz |
| GTXO-72T/FCP20.0MHZ | TCXO, CLIPPED SINE OUTPUT, 20 MHz |
| GTXO-72T/FRM16.80MHZ | TCXO, CLIPPED SINE OUTPUT, 16.8 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT25G101 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SILICON N−CHANNEL IGBT STROBE FLASH APPLICATIONS |
| GT25G101(Q) | 功能描述:IGBT 晶體管 IGBT 400V 170A RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube |
| GT25G101(SM) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | IGBT | N-CHAN | 400V V(BR)CES | 25A I(C) | TO-263VAR |
| GT25G101_06 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:SILICON N−CHANNEL IGBT STROBE FLASH APPLICATIONS |
| GT25G101SM | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:N CHANNEL IGBT (STROBE FLASH APPLICATIONS) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。