參數(shù)資料
型號(hào): HC05J5GRS
英文描述: 68HC05J5 General Release Specification
中文描述: 68HC05J5一般版本規(guī)范
文件頁(yè)數(shù): 7/106頁(yè)
文件大?。?/td> 1366K
代理商: HC05J5GRS
July 16, 1999
GENERAL RELEASE SPECIFICATION
MC68HC05J5A
REV 2.1
MOTOROLA
v
LIST OF FIGURES
Title
Figure
Page
1-1
1-2
1-3
2-1
2-2
2-3
2-4
3-1
4-1
4-2
4-3
5-1
6-1
7-1
7-2
7-3
8-1
8-2
8-3
8-4
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
9-12
12-1
12-2
12-3
12-4
A-1
A-2
B-1
B-2
C-1
C-2
MC68HC05J5A Block Diagram........................................................................1-3
Pin Assignments for 16-Pin and 20-Pin Packages...........................................1-4
Oscillator Connections.....................................................................................1-5
MC68HC05J5A Memory Map..........................................................................2-1
I/O Registers Memory Map..............................................................................2-2
I/O Registers $0000-$000F..............................................................................2-3
I/O Registers $0010-$001F..............................................................................2-4
MC68HC05 Programming Model.....................................................................3-1
Interrupt Processing Flowchart ........................................................................4-2
IRQ Function Block Diagram............................................................................4-3
IRQ Status & Control Register.........................................................................4-5
Reset Block Diagram .......................................................................................5-1
STOP/HALT/WAIT Flowcharts.........................................................................6-2
Port B Data Direction Register.........................................................................7-1
Port A I/O Circuitry...........................................................................................7-2
Port B I/O Circuitry...........................................................................................7-4
Multi-Function Timer Block Diagram................................................................8-1
COP Watchdog Timer Location .......................................................................8-2
Timer Counter Register....................................................................................8-3
Timer Control/Status Register (TCSR).............................................................8-3
16-Bit Timer Block Diagram.............................................................................9-1
16-Bit Timer Counter Block Diagram ...............................................................9-2
16-Bit Timer Counter Registers (TCNTH, TCNTL) ..........................................9-3
Alternate Counter Block Diagram.....................................................................9-4
Alternate Counter Registers (ACNTH, ACNTL)...............................................9-4
Timer Input Capture Block Diagram.................................................................9-5
Timer1 Capture Control Register.....................................................................9-6
TCAP Input Signal Conditioning.......................................................................9-6
TCAP Input Comparator Output.......................................................................9-7
Input Capture Registers (ICH, ICL)..................................................................9-7
Timer Control Register (T1CR)........................................................................9-8
Timer Status Registers (T1SR)........................................................................9-9
16-Pin PDIP Mechanical Dimensions ............................................................12-1
16-Pin SOIC Mechanical Dimensions............................................................12-1
20-Pin PDIP Mechanical Dimensions ............................................................12-2
20-Pin SOIC Mechanical Dimensions............................................................12-2
RC Oscillator Connections...............................................................................A-1
Typical Internal Operating Frequency for RC Oscillator Connections..............A-2
MC68HC705J5A Memory Map........................................................................B-3
EPROM Programming Sequence....................................................................B-5
RC Oscillator Connections...............................................................................C-1
Typical Internal Operating Frequency for RC Oscillator Connections..............C-2
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
HC05JB3GRS 68HC05JB3 and 68HC705JB3 General Release Specification
HC05JB4GRS 68HC(7)05JB4 General Release Specification
HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 68HC05K3 General Release Specification
HC05PL4GRS 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC05JB3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JB3 and 68HC705JB3 General Release Specification
HC05JB4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC(7)05JB4 General Release Specification
HC05JJ6GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification
HC05PL4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification