Figure 5-2
Figure 5-3
Figure 5-4
Figure 5-5
Figure 5-6
Figure 5-7
Figure 5-8
Figure 5-9
Figure 5-10
Figure 5-11
Figure 5-12
Figure 5-13
Figure 5-14
Figure 5-15
Figure 5-16
Figure 5-17
Figure 5-18
Figure 5-19
Figure 5-20
Figure 5-21
Figure 5-22
Figure 5-23
Figure 5-24
Figure 5-25
Port 2 Schematic Diagram..................................................................................... 84
Port 3 Schematic Diagram..................................................................................... 87
Port 4 Schematic Diagram (Pins P4
0
, P4
2
, P4
3
, and P4
5
)..................................... 90
Port 4 Schematic Diagram (Pins P4
1
, P4
4
, P4
6
, and P4
7
)..................................... 91
Port 5 Schematic Diagram (Pin P5
0
)..................................................................... 94
Port 5 Schematic Diagram (Pin P5
1
)..................................................................... 95
Port 5 Schematic Diagram (Pin P5
2
)..................................................................... 96
Port 6 Schematic Diagram (Pins P6
0
, P6
2
, P6
3
, P6
4
, and P6
5
).............................. 99
Port 6 Schematic Diagram (Pin P6
1
).....................................................................100
Port 6 Schematic Diagram (Pin P6
6
).....................................................................101
Port 6 Schematic Diagram (Pin P6
7
).....................................................................102
Port 7 Schematic Diagram.....................................................................................103
Port 8 Schematic Diagram (Pin P8
0
).....................................................................108
Port 8 Schematic Diagram (Pin P8
1
).....................................................................109
Port 8 Schematic Diagram (Pins P8
2
and P8
3
)......................................................110
Port 8 Schematic Diagram (Pin P8
4
).....................................................................111
Port 8 Schematic Diagram (Pin P8
5
).....................................................................112
Port 8 Schematic Diagram (Pin P8
6
).....................................................................113
Port 9 Schematic Diagram (Pin P9
0
).....................................................................117
Port 9 Schematic Diagram (Pins P9
1
to P9
2
) ........................................................118
Port 9 Schematic Diagram (Pins P9
3
and P9
4
)......................................................119
Port 9 Schematic Diagram (Pin P9
5
).....................................................................120
Port 9 Schematic Diagram (Pin P9
6
).....................................................................121
Port 9 Schematic Diagram (Pin P9
7
).....................................................................122
Figure 6-1
Figure 6-2
Figure 6-3
Figure 6-4 (a) Write Access to FRC (When CPU Writes H'AA55).............................................138
Figure 6-4 (b) Read Access to FRC (When FRC Contains H'AA55)..........................................139
Figure 6-5
Increment Timing for Internal Clock Source........................................................140
Figure 6-6
Increment Timing for External Clock Source.......................................................140
Figure 6-7
Minimum External Clock Pulse Width.................................................................140
Figure 6-8
Setting of Output Compare Flags..........................................................................141
Figure 6-9
Clearing of Output Compare Flag.........................................................................141
Figure 6-10
Timing of Output Compare A...............................................................................142
Figure 6-11
Clearing of FRC by Compare-Match A................................................................142
Figure 6-12
Input Capture Timing (Usual Case) ......................................................................143
Block Diagram of 16-Bit Free-Running Timer.....................................................124
Input Capture Buffering........................................................................................128
Minimum Input Capture Pulse Width...................................................................128
xii