- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66326T (Hitachi,Ltd.) Multiscan XGA/SXGA High-Quality 64-Gradation TFT Liquid Crystal Driver(TFT LCD驅(qū)動(dòng)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HD66326T |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | Multiscan XGA/SXGA High-Quality 64-Gradation TFT Liquid Crystal Driver(TFT LCD驅(qū)動(dòng)器) |
| 中文描述： | 多掃描的XGA / SXGA的高品質(zhì)64分等TFT液晶驅(qū)動(dòng)（TFT液晶驅(qū)動(dòng)器） |
| 文件頁數(shù)： | 4/29頁 |
| 文件大小： | 430K |
| 代理商： | HD66326T |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
HD66326T
4
Pin Functions
Signal Name
Number of
Signals
Input/Output
Function
V
LCD
1
Power supply
+
–
+
–
V
CC
V
LCD
GND
V
LCD
–GND :
V
CC
–GND :
High-voltage analog power supply
Logic and low-voltage analog
power supply
V
CC
GND
1
Power supply
2
Power supply
V9 to V5
5
Power supply
Power supply pins for generating liquid crystal application
voltages. Supply a voltage in the range V
/2 to V
LCD
-–0.2 V to
pins V0–V4, and a voltage in the range 0.2 V to V
LCD
/2 to pins
V5–V9.
V4 to V0
5
CL2
1
Input
Display data is latched on the rising edge of this clock.
After start pulse input, start pulse output goes high at the rising
edge of the 64th clock, and this becomes the next-stage driver
start pulse. The 65th clock of the first-stage driver is the next-
stage driver start pulse latch clock. After start pulse input,
display data latching is halted automatically when 66 clock
pulses have been input. This sequence applies to normal
operation, and is not limited to multiscan operation.
CL4
1
Input
One line of data is transferred to the latch on the rising edge of
this clock. If the CL4 pin is not used, input the same signal as for
CL1.
CL1
1
Input
Output timing clock for the multiscan vertical enlargement
function. Display data is latched on the rise of this clock, and the
liquid crystal application voltage is output on the fall.
POL
1
Input
Data polarity inversion signal for reducing data bus line power
consumption on the interface. When this signal is high, display
data is inverted in the driver; when low, display data is input to
the driver in through-mode.
D55 to D50
D45 to D40
D35 to D30
D25 to D20
D15 to D10
D05 to D00
36
Input
These signals input 6-bit (gradation data)
×
6-pixel display data.
D
×
0 is the LSB, and Dx5 the MSB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD66330T | 64-Level Gray Scale Driver for TFT Liquid Crystal Display(TFT LCD的64級(jí)灰度驅(qū)動(dòng)器) |
| HD66350T | 256-level Grayscale TFT for XGA/SXGA/UXGA Systems(高品質(zhì)TFT LCD的256級(jí)灰度驅(qū)動(dòng)器) |
| HD66410 | RAM-Provided 128-Channel Driver for Dot-Matrix Graphic LCD(點(diǎn)陣圖形LCD128通道驅(qū)動(dòng)器) |
| HD66420 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66420TA0 | LCD Display Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD66330T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD66330TA0 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD66339 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| HD66410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD66420 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。