- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66410 (Hitachi,Ltd.) RAM-Provided 128-Channel Driver for Dot-Matrix Graphic LCD(點(diǎn)陣圖形LCD128通道驅(qū)動器) PDF資料下載
參數(shù)資料
| 型號： | HD66410 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | RAM-Provided 128-Channel Driver for Dot-Matrix Graphic LCD(點(diǎn)陣圖形LCD128通道驅(qū)動器) |
| 中文描述： | 內(nèi)存提供128通道驅(qū)動點(diǎn)陣圖形LCD（點(diǎn)陣圖形LCD128通道驅(qū)動器） |
| 文件頁數(shù)： | 37/50頁 |
| 文件大?。?/td> | 177K |
| 代理商： | HD66410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
HD66410
37
Control Register 2 (R1):
Control register 2 (Figure 28) controls general operations of the HD66410. Each
bit has its own function as described below. Data bits 7 to 4 are unused; they should be set to 0 when
written to.
RMW bit
RMW = 1: Read-modify-write mode
Address is incremented only after write access
RMW = 0: Address is incremented after both write and read accesses
DDTY bit
DDTY = 1: 1/17 display duty cycle
DDTY = 0: 1/33 display duty cycle
INC bit
INC = 1: X address is incremented for each access
INC = 0: Y address is incremented for each access
BLK bit
BLK = 1: Blink function is used
BLK = 0: Blink function is not used
The blink counter is reset when the BLK bit is set to 0. It starts counting and at the same time initiates
blinking when the BLK bit is set to 1.
X Address Register (R2):
The X address register (Figure 29) designates the X address of the display RAM
to be accessed by the MPU. The set value must range from H’0 to H’F; setting a greater value is ignored.
The set address is automatically incremented each time the display RAM is accessed; it is not necessary to
update the address each time. Data bits 7 to 4 are unused; they should be set to 0 when written to.
Y Address Register (R3):
The Y address register (Figure 30) designates the Y address of the display RAM
to be accessed by the MPU. The set value must range from H’00 to H’20; setting a greater value is ignored.
The set address is automatically incremented each time the display RAM is accessed; it is not necessary to
update the address each time. Data bit 7 is unused; it should be set to 0 when written to.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD66420 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66420TA0 | LCD Display Driver |
| HD66421 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66421TB0 | (RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66503 | 240-Channel Common Driver with Internal LCD Timing Circuit(帶內(nèi)部LCD定時電路的240通道驅(qū)動器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD66420 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66420TA0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:LCD Display Driver |
| HD66421 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(RAM-Provided 160 Channel 4-Level Grey Scale Driver for Dot Matrix Graphics LCD) |
| HD66421TB0 | 制造商:Renesas Electronics Corporation 功能描述: |
| HD66503 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。