- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9761 > HI3-574AJN-5 (Intersil)IC ADC 12BIT 40KSPS 28-PDIP PDF資料下載
參數(shù)資料
| 型號： | HI3-574AJN-5 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 4/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 40KSPS 28-PDIP |
| 標(biāo)準(zhǔn)包裝： | 13 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 40k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 720mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 75°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 28-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個(gè)單端，單極；2 個(gè)單端，雙極 |
12
FN3096.6
August 7, 2008
required, either or both pots may be replaced by a 50
Ω, 1%
metal film resistor.
Connect the Analog signal to pin 13 for a
±5V range, or to
pin 14 for a
±10V range. Calibration of offset and gain is
similar to that for the unipolar ranges as discussed above.
First apply a DC input voltage 1/2 LSB above negative full
scale (i.e., -4.9988V for the
±5V range, or -9.9976V for the
±10V range). Adjust the offset potentiometer R1 for flicker
between output codes 0000 0000 0000 and 0000 0000
0001. Next, apply a DC input voltage 11/2 LSBs below
positive full scale (+4.9963V for
±5V range; +9.9927V for
±10V range). Adjust the Gain potentiometer R2 for flicker
between codes 1111 1111 1110 and 1111 1111 1111.
NOTE: The 100
Ω potentiometer R2 provides Gain Adjust for the 10V
and 20V ranges. In some applications, a full scale of 10.24V (LSB
equals 2.5mV) or 20.48V (LSB equals 5.0mV) is more convenient.
For these, replace R2 by a 50
Ω, 1% metal film resistor. Then, to pro-
vide Gain Adjust for the 10.24V range, add a 200
Ω potentiometer in
series with pin 13. For the 20.48V range, add a 500
Ω potentiometer
in series with pin 14.
Controlling the HI-X74A
The HI-X74A includes logic for direct interface to most
microprocessor systems. The processor may take full
control of each conversion, or the converter may operate in
the “stand-alone” mode, controlled only by the R/C input.
Full control consists of selecting an 8-bit or 12-bit
conversion cycle, initiating the conversion, and reading the
output data when ready-choosing either 12 bits at once or 8
followed by 4, in a left-justified format. The five control
inputs are all TTL/CMOS-compatible: (12/8, CS, AO, R/C
and CE). Table 3 illustrates the use of these inputs in
controlling the converter’s operations. Also, a simplified
schematic of the internal control logic is shown in Figure 6.
“Stand-Alone Operation”
The simplest control interface calls for a single control line
connected to R/C. Also, CE and 12/8 are wired high, CS and
AO are wired low, and the output data appears in words of
12 bits each.
The R/C signal may have any duty cycle within (and
general, data may be read when R/C is high unless STS is
also high, indicating a conversion is in progress. Timing
parameters particular to this mode of operation are listed in
Conversion Length
A Convert Start transition (see Table 1) latches the state of
AO, which determines whether the conversion continues for
12 bits (AO low) or stops with 8 bits (AO high). If all 12 bits are
read following an 8-bit conversion, the last three LSBs will
read ZERO and DB3 will read ONE. AO is latched because it
is also involved in enabling the output buffers (see ““Reading
the Output Data” on page 13). No other control inputs are
latched.
TABLE 1. HI-574A STAND-ALONE MODE TIMING
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
tHRL
Low R/C Pulse Width
50
-
ns
tDS
STS Delay from R/C
-
200
ns
tHDR
Data Valid after R/C Low
25
-
ns
tHS
STS Delay after Data Valid 300
-
1200
ns
tHRH
High R/C Pulse Width
150
-
ns
tDDR
Data Access Time
-
150
ns
Time is measured from 50% level of digital transitions. Tested with a
50pF and 3k
Ω load.
TABLE 2. HI-674A STAND-ALONE MODE TIMING
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
tHRL
Low R/C Pulse Width
50
-
ns
tDS
STS Delay from R/C
-
200
ns
tHDR
Data Valid after R/C Low
25
-
ns
tHS
STS Delay after Data
Valid
25
-
850
ns
tHRH
High R/C Pulse Width
150
-
ns
tDDR
Data Access Time
-
150
ns
Time is measured from 50% level of digital transitions. Tested with
a 50pF and 3k
Ω load.
TABLE 3. TRUTH TABLE FOR HI-X74A CONTROL INPUTS
CE
CS
R/C
12/8
AO
OPERATION
0
X
None
X
1
X
None
↑
0
X
0
Initiate 12-bit conversion
↑
0
X
1
Initiate 8-bit conversion
1
↓
0
X
0
Initiate 12-bit conversion
1
↓
0
X
1
Initiate 8-bit conversion
10
↓
X
0
Initiate 12-bit conversion
10
↓
X
1
Initiate 8-bit conversion
1
0
1
X
Enable 12-bit Output
1
0
1
0
Enable 8 MSBs Only
1
0
1
0
1
Enable 4 LSBs Plus 4 Trailing Zeroes
HI-574A, HI-674A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100LVEP16DR2G | IC RECEIVER/DRVR DIFF ECL 8-SOIC |
| DS21348G | IC LIU T1/E1/J1 3.3V 49-BGA |
| HI5812JIPZ | IC ADC 12BIT 50KSPS LP HS 24DIP |
| MC10EL16DTG | IC RECEIVER ECL DIFF 5V 8TSSOP |
| MAX251EPD+ | IC DVR/RCVR DUAL RS232 5V 14-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI3-574AJN-5Z | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC W/ANNEAL ADC 12BIT 5 0KSPS COM RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI3-574AKN-5 | 功能描述:IC ADC 12BIT 40KSPS 28-PDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI3-574AKN-5Z | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC W/ANNEAL ADC 12BIT 5 0KSPS COM RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI3-574ALN-5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HI-3582 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:3.3V ARINC 429 TERMINAL IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。