- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371881 > HPC-DEV-SYS2 (National Semiconductor Corporation) High-Performance Communications MicroController PDF資料下載
參數(shù)資料
| 型號(hào)： | HPC-DEV-SYS2 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | High-Performance Communications MicroController |
| 中文描述： | 高性能通信微控制器 |
| 文件頁數(shù)： | 8/30頁 |
| 文件大?。?/td> | 362K |
| 代理商： | HPC-DEV-SYS2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Timing Waveforms
(Continued)
Serial Decoder Timing Diagram (Mode 2)
TL/DD/10422–14
Symbol
Parameter
Min
Max
Comments
Units
TPFS
TAFS
TEFS
TLFS
TVFC
THFS
TSFS
TTTC
TVFR
Number of HCK1 Periods between FS Falling Edges
Number of HCK1 Rising Edges during FS Low
Hold of FS High after HCK1 Rising Edge
Setup of FS Falling Edge before HCK1 Rising Edge
Delay of TX Output Valid after HCK1 Rising Edge
Hold of FS Low after HCK1 Rising Edge
Setup of FS Rising Edge before HCK1 Rising Edge
Delay of TX output TRI-STATE after HCK1 Rising Edge
TVFC in Rate Adaptation Mode
34
1
10
20
32
Early FS
ns
ns
ns
ns
ns
ns
ns
Late FS, (Note 8)
(Note 7)
60
20
20
40
75
Serial Decoder Timing Diagram (Modes 3, 4)
TL/DD/10422–15
Symbol
Parameter
Min
Max
Comments
Units
TPFS
TPFS
TAFS
TAFS
TEFS
TLFS
TVFS
THFS
TSFS
TTTC
Number of HCK1 Periods between FS Rising Edges
Number of HCK1 Periods between FS Rising Edges
Number of HCK1 Falling Edges during FS High
Number of HCK1 Falling Edges during FS High
Hold of FS Low after HCK1 Falling Edge
Setup of FS Rising Edge before HCK1 Falling Edge
Delay of TX Output Valid after HCK1 and FS Rising Edges
Hold of FS High after HCK1 Falling Edge
Setup of FS Falling Edge before HCK1 Rising Edge
Delay of TX output TRI-STATE after HCK1 Rising Edge
64
32
2
2
10
45
SD Mode 3
SD Mode 4
SD Mode 3
SD Mode 4
Early FS
Late FS, (Note 8)
(Note 9)
62
30
ns
ns
ns
ns
ns
ns
70
20
20
40
Note 7:
This spec is for 1st bit only. Remaining bits are spec’d by transmitter TVTC spec.
Note 8:
Receiver specs TVRS and TVRH are required along with TLFS for receiver operation using serial decoder.
Note 9:
This spec is for 1st bit only and is measured from the later of either FS or HCK1 rising edge. Remaining bits are spec’d from HCK1 rising edges by
transmitter TVTC spec.
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HPC-DEV-WDBC | High-Performance microController with A/D |
| HPC46004VF20 | High-Performance microController with A/D |
| HPC36104 | High-Performance microController with A/D |
| HPC36164 | High-Performance microController with A/D |
| HPC-DEV-ISE-E | High-Performance microController with A/D |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HPC-DEV-SYS2-E | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance Communications MicroController |
| HPC-DEV-SYS4 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance microController with A/D |
| HPC-DEV-SYS4-E | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance microController with A/D |
| HPC-DEV-WDBC | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance Communications MicroController |
| HPCI-13S4LU | 功能描述:模塊配件 ISAx7 PCIx4 PICMGx3 BACKPLANE AT/ATX PSU RoHS:否 制造商:Lantronix 產(chǎn)品: 用于: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。