參數(shù)資料
型號: HY27US08121M
廠商: Hynix Semiconductor Inc.
英文描述: 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash
中文描述: 512兆(64Mx8bit / 32Mx16bit)NAND閃存
文件頁數(shù): 18/43頁
文件大?。?/td> 729K
代理商: HY27US08121M
Rev 0.6 / Oct. 2004
18
HY27SS(08/16)121M Series
HY27US(08/16)121M Series
512Mbit (64Mx8bit / 32Mx16bit) NAND Flash
Copy Back Program
The Copy Back Program operation is used to copy the data stored in one page and reprogram it in another page.
The Copy Back Program operation does not require external memory and so the operation is faster and more efficient
because the reading and loading cycles are not required. The operation is particularly useful when a portion of a block
is updated and the rest of the block needs to be copied to the newly assigned block.
If the Copy Back Program operation fails an error is signalled in the Status Register. However as the standard external
ECC cannot be used with the Copy Back operation bit error due to charge loss cannot be detected. For this reason it is
recommended to limit the number of Copy Back operations on the same data and/or to improve the performance of
the ECC.
The Copy Back Program operation requires three steps:
- 1. The source page must be read using the Read A command (one bus write cycle to setup the command and then
4 bus write cycles to input the source page address). This operation copies all 264 Words/ 528 Bytes from the page
into the Page Buffer.
- 2. When the device returns to the ready state (Ready/Busy High), the second bus write cycle of the command is
given with the 4 bus cycles to input the target page address. A25must be the same for the Source and Target Pages.
- 3. Then the confirm command is issued to start the P/E/R Controller.
After a Copy Back Program operation, a partial page program is not allowed in the target page until the block has been
erased.
See Figure 15 for an example of the Copy Back operation.
Block Erase
Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to '1'. All
previous data in the block is lost. An erase operation consists of three steps (refer to Figure 17):
1. One bus cycle is required to setup the Block Erase command.
2. Only three bus cycles for 512Mb devices are required to input the block address. The first cycle (A0 to A7) is not
required as only addresses A14 to A25 (highest address depends on device density) are valid, A9 to A13 are ignored.
In the last address cycle I/O
0
to I/O
7
must be set to V
IL
.
3. One bus cycle is required to issue the confirm command to start the P/E/R Controller.
Figure 15. Copy Back Operation
Source
Address Inputs
I/O
00h
Copy Back
Code
Target
Address Inputs
8Ah
10h
70h
Read
Code
Read Status Register
SR0
Busy
tBLBH2
(Program Busy time)
tBLBH1
(Read Busy time)
RB
相關(guān)PDF資料
PDF描述
HY27USxxx 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash
HY27US16121M 512Mbit (64Mx8bit / 32Mx16bit) NAND Flash
HY29F002TC-70 2 Megabit (256K x 8), 5 Volt-only, Flash Memory
HY29F002TC-45 2 Megabit (256K x 8), 5 Volt-only, Flash Memory
HY29F002TC-55 2 Megabit (256K x 8), 5 Volt-only, Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY27US08122B 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mbit (64Mx8bit / 32Mx16bit) NAND Flash
HY27US081G1M 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
HY27US08281A 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mbit (16Mx8bit / 8Mx16bit) NAND Flash Memory
HY27US08282A 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:128Mbit (16Mx8bit / 8Mx16bit) NAND Flash Memory
HY27US08561A 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256Mbit (32Mx8bit / 16Mx16bit) NAND Flash