參數(shù)資料
型號: HYB 39S64400BT
廠商: SIEMENS AG
英文描述: 64MBit Synchronous DRAM(64M位(4列 × 4M位 × 4)同步動態(tài)RAM)
中文描述: 64兆比特同步DRAM(6400位(4 × 4分列位× 4)同步動態(tài)RAM)的
文件頁數(shù): 8/53頁
文件大小: 354K
代理商: HYB 39S64400BT
HYB 39S64400/800/160BT(L)
64-MBit Synchronous DRAM
Data Book
8
12.99
DQM
LDQM
UDQM
Input
Pulse
Active
High
The Data Input/Output mask places the DQ buffers in a
high impedance state when sampled high. In Read mode,
DQM has a latency of two clock cycles and controls the
output buffers like an output enable. In Write mode, DQM
has a latency of zero and operates as a word mask by
allowing input data to be written if it is low but blocks the
write operation if DQM is high.
One DQM input it present in
×
4 and
×
8 SDRAMs, LDQM
and UDQM controls the lower and upper bytes in
×
16
SDRAMs.
V
DD
V
SS
Supply
Power and ground for the input buffers and the core logic.
V
DDQ
V
SSQ
Supply –
Isolated power supply and ground for the output buffers to
provide improved noise immunity.
V
REF
Input
Level
Reference voltage for SDRAM versions supporting SSTL
interface
Signal Pin Description
(cont’d)
Pin
Type
Signal Polarity Function
相關(guān)PDF資料
PDF描述
HYB 39S64800BT 64MBit Synchronous DRAM(64M位(4列 × 2M位 × 8)同步動態(tài)RAM)
HYB 39S64XXX0BTL 64MBitSynchronous DRAM(64M位同步動態(tài)RAM(低功耗版))
HYB 39S64400CT 64MBit Synchronous DRAM(64M位(4列 × 4M位 × 4)同步動態(tài)RAM)
HYB 39S64800CT 64MBit Synchronous DRAM(64M位(4列 × 2M位 × 8)同步動態(tài)RAM)
HYB 5118165BST-50 1M×16-Bit Dynamic RAM(1M×16位 動態(tài)RAM(快速頁面模式))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB39S64400BT-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SDRAM
HYB39S64400BT-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SDRAM
HYB39S64400BT-7.5 制造商:Infineon Technologies AG 功能描述:16M X 4 SYNCHRONOUS DRAM, 5.4 ns, 54 Pin Plastic SMT
HYB39S64400BT75 制造商:SIEMENS 功能描述:*
HYB39S64400BT-8 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64-MBit Synchronous DRAM