- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370744 > HYB 39S64800CT (SIEMENS AG) 64MBit Synchronous DRAM(64M位(4列 × 2M位 × 8)同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | HYB 39S64800CT |
| 廠商： | SIEMENS AG |
| 英文描述： | 64MBit Synchronous DRAM(64M位(4列 × 2M位 × 8)同步動態(tài)RAM) |
| 中文描述： | 64兆比特同步DRAM（6400位（4列× 2位× 8）同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 1/52頁 |
| 文件大?。?/td> | 346K |
| 代理商： | HYB 39S64800CT |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
HYB 39S64400/800CT(L)
64-MBit Synchronous DRAM
Data Book
1
12.99
The HYB 39S64400/800CT are four bank Synchronous DRAM’s organized as 4 banks
×
4 MBit
×
4
and 4 banks
×
2 MBit
×
8 respectively. These synchronous devices achieve high speed data
transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes
the output data to a system clock. The chip is fabricated using the Infineon advanced 0.19
μ
m
64 MBit DRAM process technology.
The device is designed to comply with all JEDEC standards set for synchronous DRAM products,
both electrically and mechanically. All of the control, address, data input and output circuits are
synchronized with the positive edge of an externally supplied clock.
Operating the four memory banks in an interleave fashion allows random access operation to occur
at higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible
depending on burst length, CAS latency and speed grade of the device.
Auto Refresh (CBR) and Self Refresh operation are supported. These devices operates with a
single 3.3 V
±
0.3 V power supply and are available in TSOPII packages.
High Performance:
Fully Synchronous to Positive Clock Edge
0 to 70
°
C operating temperature
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential
or Interleave
Programmable Burst Length: 1, 2, 4, 8
Full page (optional) for sequential wrap
around
Multiple Burst Read with Single Write
Operation
Automatic and Controlled Precharge
Command
Data Mask for Read/Write Control (x4, x8)
Auto Refresh (CBR) and Self Refresh
Suspend Mode and Power Down Mode
4096 Refresh Cycles / 64 ms
Random Column Address every CLK
(1-N Rule)
Single 3.3 V
±
0.3 V Power Supply
LVTTL Interface
Plastic Packages:
P-TSOPII-54 400mil width (x4, x8)
-7.5 version for PC133 3-3-3 application
-8 version for PC100 2-2-2 applications
-7.5
-8
Units
f
CKMAX
133
125
MHz
t
CK3
7.5
8
ns
t
AC3
5.4
6
ns
t
CK2
10
10
ns
t
AC2
6
6
ns
64-MBit Synchronous DRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB 5118165BST-50 | 1M×16-Bit Dynamic RAM(1M×16位 動態(tài)RAM(快速頁面模式)) |
| HYB3118165BSJ-60 | High-Speed Fully-Differential Amplifiers 8-MSOP -40 to 85 |
| HYB3118165BST-50 | High-Speed Fully-Differential Amplifiers 8-MSOP -40 to 85 |
| HYB3118165BST-60 | High-Speed Fully-Differential Amplifiers 8-MSOP-PowerPAD -40 to 85 |
| HYB 3118165BSJ | 1M×16-Bit Dynamic RAM (Hyper Page Mode-EDO)(1M×16位 動態(tài) RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB39S64800CT-7.5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64-MBit Synchronous DRAM |
| HYB39S64800CT-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64-MBit Synchronous DRAM |
| HYB39S64800CTL | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64-MBit Synchronous DRAM |
| HYB39S64XXX0CTL-8 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64-MBit Synchronous DRAM |
| HYB39SC128160FE | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:128-MBit Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。