參數(shù)資料
型號(hào)： HYB18T256160AF-5
廠商： INFINEON TECHNOLOGIES AG
英文描述： 256 Mbi t DDR2 SDRAM
中文描述： 256姆噸DDR2內(nèi)存
文件頁數(shù)： 81/90頁
文件大?。?/td> 1246K
代理商： HYB18T256160AF-5
HYB18T256400/800/160AF
256Mb DDR2 SDRAM
INFINEON Technologies
Page 81 Rev. 1.02 May 2004
8. Reference Loads, Setup & Hold Timing Definition and Slew Rate Derating
8.1 Reference Load for Timing Measurements
The figure represents the timing reference load used in defining the relevant timing parameters of the device. It is
not intended to either a precise representation of the typical system environment nor a depiction of the actual load
presented by a production tester. System designers should use IBIS or other simulation tools to correlate the tim-
ing reference load to a system environment. Manufacturers correlate to their production test conditions, generally
a coaxial transmission line terminated at the tester electronics. This reference load is also used for output slew
rate characterization.
The output timing reference voltage level for single ended signals is the crosspoint with VTT.
The output timing reference voltage level for differential signals is the crosspoint of the true (e.g. DQS) and the
complement (e.g. DQS) signal.
8.2 Slewrate Measurements
8.2.1 Output Slewrate
With the reference load for timing measurements output slew rate for falling and rising edges is measured
between VTT - 250 mV and VTT + 250 mV for single ended signals.For differential signals (e.g. DQS / DQS) out-
put slew rate is measured between DQS - DQS = - 500 mV and DQS - DQS = + 500 mV. Output slew rate is veri-
fied by design and characterisation, but not tested during production.
8.2.2 Input Slewrate - Differential signals
Input slewrate for differential signals (CK / CK, DQS / DQS, RDQS / RDQS) for rising edges are measured from
f.e. CK - CK = -250 mV to CK - CK = + 500 mV and from CK - CK = +250 mV to CK - CK = - 500mV for falling
edges.
8.2.3 Input Slewrate - Single ended signals
Input slew rate for single ended signals (other than tis, tih, tds and tdh) are measured from dc-level to ac-level:
VREF -125 mV to VREF + 250 mV for rising edges and from VREF + 125 mV to VREF - 250 mV for falling edges.
For slew rate definition of the input and data setup and hold parameters see section 8.3 of this datasheet.
DUT
25 Ohm
Vtt = VDDQ / 2
CK, CK
Timing Reference Points
VDDQ
DQ
DQS
DQS
RDQS
RDQS
相關(guān)PDF資料
PDF描述
HYB18T256160AL-3S 256 Mbi t DDR2 SDRAM
HYB18T256400AF 256 Mbi t DDR2 SDRAM
HYB18T256400AF-3 256 Mbi t DDR2 SDRAM
HYB18T256400AF-37 256 Mbi t DDR2 SDRAM
HYB18T256400AF-3S 256 Mbi t DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB18T256400AF-3.7 制造商:Infineon Technologies AG 功能描述:64M X 4 DDR DRAM, 0.5 ns, PBGA60
HYB18T256400AF-5 制造商:Infineon Technologies AG 功能描述:SDRAM, DDR, 64M x 4, 60 Pin, Plastic, BGA
HYB18T256800AF-5 制造商:Infineon Technologies AG 功能描述:
HYB18T512161BF-25 制造商:Qimonda 功能描述:SDRAM, DDR, 32M x 16, 84 Pin, Plastic, BGA
HYB18T512400AF-5 制造商:Intersil Corporation 功能描述:SDRAM, DDR, 128M x 4, 60 Pin, Plastic, BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*