- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1923 > IA6805E2PLC44IR0 (Innovasic Semiconductor)IC MCU 8BIT 5MHZ 44PLCC PDF資料下載
參數資料
| 型號： | IA6805E2PLC44IR0 |
| 廠商： | Innovasic Semiconductor |
| 文件頁數： | 2/33頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 8BIT 5MHZ 44PLCC |
| 標準包裝： | 270 |
| 芯體尺寸： | 8-位 |
| 速度： | 5MHz |
| 外圍設備： | POR |
| 輸入/輸出數： | 20 |
| 程序存儲器類型： | 外部程序存儲器 |
| RAM 容量： | 128 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 包裝： | 管件 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
IA6805E2
29 August 2007
Microprocessor Unit
As of Production Version 00
Copyright 2007
IA211081401-03
www.Innovasic.com
Customer Support:
Page 10 of 33
1-888-824-4184
I(Interrupt Mask Bit)
The interrupt mask bit indicates that both the external interrupt and the timer interrupt are
disabled (masked). If an interrupt occurs while this bit is set, the interrupt is latched and is
processed as soon as the interrupt bit is cleared.
H(Half Carry Bit)
The half carry bit indicates that a carry occurred between bits 3 and 4 of the ALU during an
ADD or ADC operation.
Resets:
The MPU can be reset by initial power up or by the external reset pin (reset_n).
POR(Power On Reset)
Power on reset occurs on initial power up. It is strictly for power initialization conditions
and should not be used to detect drops in the power supply voltage. There is a 1920 t
CYC
time out delay from the time the oscillator is detected. If the reset_n pin is still low at the
end of the delay, the MPU will remain in the reset state until the external pin goes high.
Reset_n
The reset_n pin is used to reset the MPU. The reset pin must stay low for a minimum of t
cyc
to guarantee a reset. The reset_n pin is provided with a Schmitt Trigger to improve noise
immunity capability.
Interrupts:
The MPU can be interrupted with the external interrupt pin (irq_n), the internal timer
interrupt request, or the software interrupt instruction. When any of these interrupts occur,
normal processing is suspended at the end of the current instruction execution. The
processor registers are saved on the stack (stacking order shown in Figure 7) and the
interrupt mask (I) is set to prevent additional interrupts. Normal processing resumes after
the RTI instruction causes the register contents to be recovered from the stack. When the
current instruction is completed, the processor checks all pending hardware interrupts and if
unmasked (I bit clear) proceeds with interrupt processing. Otherwise, the next instruction is
fetched and executed. Masked interrupts are latched for later interrupt service. External
interrupts hold higher priority than timer interrupts. At the end of an instruction execution,
if both an external interrupt and timer interrupt are pending, the external interrupt is
serviced first. The SWI gets executed with the same priority as any other instruction if the
hardware interrupts are masked (I bit set). Figure 8 shows the Reset and Interrupt processing
flowchart.
相關PDF資料 |
PDF描述 |
|---|---|
| IA82050-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
| IA82510-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
| IA88C00-PLC68I-R-01 | IC MCU 8BIT 20MHZ 68PLCC |
| ICL232MJE | IC 2DRVR/2RCVR RS232 5V 16-DIP |
| ICL3217EIB-T | IC 5DRVR/3RCVR RS232 3V 24-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IA6805E2-PLC44I-R-00 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Microprocessor Unit |
| IA6850 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Asynchronous Communications Interface Adapter (ACIA) |
| IA6850-PDW24C | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Asynchronous Communications Interface Adapter (ACIA) |
| IA6850-PDW24I | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:Asynchronous Communications Interface Adapter (ACIA) |
| IA70C20 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。