- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69002 > IBM25EMPPC750DBUB2660 32-BIT, 266 MHz, RISC PROCESSOR, CBGA360 PDF資料下載
參數(shù)資料
| 型號： | IBM25EMPPC750DBUB2660 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, CBGA360 |
| 封裝： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件頁數(shù)： | 30/44頁 |
| 文件大?。?/td> | 514K |
| 代理商： | IBM25EMPPC750DBUB2660 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Preliminary and subject to change without notice
PPC740 and PPC750 Hardware Specifications
36 of 44
8.6 Pull-up Resistor Requirements
The PPC740 and PPC750 require high -resistive (weak: 10 K
) pull-up resistors on sev-
eral control signals of the bus interface to maintain the control signals in the negated
state after they have been actively negated and released by the PPC740 and PPC750 or
other bus masters. These signals are -- TS, ABB, DBB, and ARTRY.
In addition, the PPC750 has one open-drain style output that requires a pull-up resis-
tor (weak or stronger: 4.7 K
- 1- K) if it is used by the system. This signal is --
CKSTP_OUT.
During inactive periods on the bus, the address and transfer attributes on the bus are
not driven by any master and may oat in the high-impedance state for relatively long
periods of time. Since the PPC740 and PPC750 must continually monitor these signals
for snooping, this oat condition may cause excessive power draw by the input receiv-
ers on the processor or by other receivers in the system. It is recommended that these
signals be pulled up through weak (10 K
) pull-up resistors or restored in some man-
ner by the system, The snooped address and transfer attribute inputs are -- A[0-31],
AP[0-3], TT[0-4], TBST, and GBL.
The data bus input receivers are normally turned off when no read operation is in
progress and do not require pull-up resistors on the data bus. Other data bus receivers
in the system, however, may require pull-ups, or that those signals be otherwise driven
by the system during inactive periods. The data bus signals are -- DH[0-31], DL[0-31],
and DP[0-7].
If address or data parity is not used by the system, and the respective parity checking
is disabled through HID0, the input receivers for those pins are disabled, and those
pins do not require pull-up resistors and should be left unconnected by the system. If
all parity generation is disabled through HID0, than all parity checking should also be
disabled through HID0, and all parity pins may be left unconnected by the system.
No pull-up resistors are normally required for the L2 interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS83115BRT | 83115 SERIES, LOW SKEW CLOCK DRIVER, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS83115BRLF | 83115 SERIES, LOW SKEW CLOCK DRIVER, 16 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS8432CY-111 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS8432CY-111LF | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS85354AK-01LF | 85354 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25EMPPC750LEBA300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA333 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA366 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC750LEBA466 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。