參數(shù)資料
型號(hào)： IBM25PPC405EP-3GB133C
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385
封裝： 31 MM, ENHANCED, PLASTIC, BGA-385
文件頁(yè)數(shù)： 26/52頁(yè)
文件大?。?/td> 992K
代理商： IBM25PPC405EP-3GB133C
Preliminary
PowerPC 405EP Embedded Processor Data Sheet
Page 32 of 52
6/9/03
If your system-level test methodology permits, input-only signals can be connected together and terminated
through either a common resistor or directly to +3.3V or GND. When a resistor is used, its value must ensure
that the grouped I/Os reach a valid logic zero or logic one state when accounting for the total input current into
the PPC405EP.
Unused I/Os
Strapping of some pins may be necessary when they are unused. Although the PPC405EP requires only the
pull-up and pull-down terminations as specified in the “Signal Functional Description” on page 33, good
design practice is to terminate all unused inputs or to configure I/Os such that they always drive. If unused,
the peripheral, SDRAM, and PCI buses should be configured and terminated as follows:
Peripheral interface—PerAddr03:31, PerData00:15, and all of the control signals are driven by default.
Terminate PerReady high.
SDRAM—Program SDRAM0_CFG[EMDULR]=1 and SDRAM0_CFG[DCE]=1. This causes the
PPC405EP to actively drive all of the SDRAM address, data, and control signals.
PCI—The PCI pull-up requirements given in the Signal Functional Description apply only when the PCI
interface is being used. When the PCI bridge is unused, configure the PCI controller to park on the bus
and actively drive PCIAD31:00, PCIC3:0/BE3:0, and the remaining PCI control signals by doing the
following:
- Strap the PPC405EP to disable the internal PCI arbiter.
- Individually connect PCISErr, PCIPErr, PCITRDY, and PCIStop through 3.3k
resistors to +3.3V.
- Terminate PCIReq1:2 to +3.3V.
- Terminate PCIReq0/Gnt to GND.
For selected interfaces, it is possible to turn off input receivers for some or all of the signals on that interface.
Control for this receiver gating is in register CPC0_CR1. When this gating capability is applied to unused
signals, it is not necessary to strap them. Refer to the
PowerPC 405EP Embedded Processor User’s Manual
for details.
External Bus Control Signals
All peripheral bus control signals (PerCS0:4, PerR/W, PerWBE0:1, PerOE, PerWE, PerBLast) are set to the
high-impedance state when ExtReset=0. In addition, as detailed in the
PowerPC 405EP Embedded
Processor User’s Manual, the peripheral bus controller can be programmed via EBC0_CFG to float some of
these control signals between transactions. As a result, a pull-up resistor should be added to those control
signals where an undriven state may affect any devices receiving that particular signal.
The following table lists all of the I/O signals provided by the PPC405EP. Please refer to “Signals Listed
Alphabetically” on page 13 for the pin number to which each signal is assigned.
相關(guān)PDF資料
PDF描述
IBM25PPC405GP-3DD200C RISC PROCESSOR, PBGA456
IBM25PPC405GP-3BD266C RISC PROCESSOR, PBGA456
IBM25PPC405GP3EE200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA413
IBM25PPC405GP-3BE200C 32-BIT, 200 MHz, RISC PROCESSOR, PBGA456
IBM25PPC405GP-3EE266C 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA413
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25PPC405GP3BC200C 制造商:IBM 功能描述:
IBM25PPC405GP-3BC200C 制造商:IBM 功能描述: 制造商:IBM 功能描述:Electronic Component
IBM25PPC405GP-3BD200C 制造商:IBM 功能描述:
IBM25PPC405GP-3BE200C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC
IBM25PPC405GP3BE200CZ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*